基于有载品质因数的低抖动时钟电路研究
|
摘要
抖动作为衡量时钟信号质量的重要指标,对电子系统的性能具有重要意义。数据采集系统要获得良好的信噪比,就必须要有高性能低抖动的时钟信号。本文应用相位噪声与抖动的关系,同时结合相位噪声Leeson模型,研究了时钟信号发生电路的抖动及相位噪声特性,分析了电路有载品质因数QL对抖动的影响,并给出了电路主要器件与抖动关系的显性表达式。以一种100 MHz低抖动时钟信号发生电路为例,进行了理论分析、仿真和实验验证,并将其应用到2.5 GHz采样时钟信号发生电路中进行了对比测试。结果表明,提高电路的有载品质因素QL可以明显改善其抖动及相位噪声特性。
Jitter is an important specification quantifying the quality of a clock signal,which has great significance for an electronic system. To obtain good signal-to-noise ratio performance for data acquisition systems,the clock signals with low jitter performance are required. By using the relationship between phase noise and jitter,considering the Leeson model of phase noise,the jitter and phase noise characteristics of clock signal generating circuit are studied in this paper. The impacts of the loaded quality factor( QL) of the circuit on jitter are analyzed,and the explicit expression of the main component performance of the circuit vs. jitter is given as well. A 100 MHz low jitter clock signal generating circuit was taken as example,the theoretical analysis,simulation and experiment verification were conducted; and this method was applied to a 2. 5 GHz sampling clock signal generating circuit,and comparison test was carried out. The simulation and experiment results show that the jitter and phase noise characteristics can be improved by increasing of the loaded quality factor QLof the circuit.
Jitter is an important specification quantifying the quality of a clock signal,which has great significance for an electronic system. To obtain good signal-to-noise ratio performance for data acquisition systems,the clock signals with low jitter performance are required. By using the relationship between phase noise and jitter,considering the Leeson model of phase noise,the jitter and phase noise characteristics of clock signal generating circuit are studied in this paper. The impacts of the loaded quality factor( QL) of the circuit on jitter are analyzed,and the explicit expression of the main component performance of the circuit vs. jitter is given as well. A 100 MHz low jitter clock signal generating circuit was taken as example,the theoretical analysis,simulation and experiment verification were conducted; and this method was applied to a 2. 5 GHz sampling clock signal generating circuit,and comparison test was carried out. The simulation and experiment results show that the jitter and phase noise characteristics can be improved by increasing of the loaded quality factor QLof the circuit.
引文
[1]SHINAGAWA M,AKAZAWA Y,WAKIMOTO T.Jitter analysis of high-speed sampling systems[J].IEEE Journal of Solid-State Circuits,1990,25(1):220-224.
[2]DA DALT N,HARTENECK M,SANDNER C,et al.On the jitter requirements of the sampling clock for analog-todigital converters[J].IEEE Transactions on Circuits and Systems I:Fundamental Theory and Applications,2002,49(9):1354-1360.
[3]黄武煌,王厚军,叶芃.一种高速全波形采集与高精度定位技术研究[J].仪器仪表学报,2013,34(1):73-79.HUANG W H,WANG H J,YE P.Research on highspeed full-wave acquision and high-precision positioning technology in laser remote sensing[J].Chinese Journal of Scientific Instrument,2013,34(1):73-79.
[4]陈莉,王跃科,张传胜.相位噪声引起的双向单程测距误差研究[J].电子测量与仪器学报,2013,27(2):99-104.CHEN L,WANG Y K,ZHANG CH SH.Research on the phase-noise-induced error in dual one-way ranging[J].Journal of Electronic Measurement and Instrumentation,2013,27(2):99-104.
[5]冯胜民,陈娟花,曹占山,等.基于FPGA和TDC-GP2的钟差测量系统设计[J].国外电子测量技术,2015,34(1):63-68.FENG SH M,CHEN J H,CAO ZH SH,et al.Design of clock difference measurement system based on FPGA and TDC-GP2[J].Foreign Electronic Measurement Technology,2015,34(1):63-68.
[6]陈曦,邓振淼,焦计平.多通道高速相参同步数据采集与存储系统设计[J].电子测量技术,2013,36(12):104-107.CHEN X,DENG ZH M,JIAO J P.Design of high-speed multi-channel coherent synchronized data acquisition and storage system[J].Electronic Measurement Technology,2013,36(12):104-107.
[7]杨扩军,田书林,蒋俊,等.基于TIADC的20 GS/s高速数据采集系统[J].仪器仪表学报,2014,35(4):841-849.YANG K J,TIAN SH L,JIANG J,et al.20 GSPS high speed data acquisition system based on TIADC[J].Chinese Journal of Scientific Instrument,2014,35(4):841-849.
[8]ZAMEK I,ZAMEK S.Jitter transformation in measurement instruments and discrepancies between measurement results[C].IEEE International Test Conference,2005:10-44.
[9]FAKHFAKH A,MILET-LEWIS N,DEVAL Y,et al.Study and behavioural simulation of phase noise and jitter in oscillators[C].IEEE International Symposium on Circuits and Systems,2001(5):323-326.
[10]LEESON D B.A simple model of feedback oscillator noise spectrum[J].Proceedings of the IEEE,1966,54:329-330.
[11]SAUVAGE G.Phase noise in oscillators:A mathematical analysis of leeson model[J].IEEE Transactions on Instrumentation and Measurement,1977,26(4):408-410.
[12]RUBIOLA E.Phase noise and frequency stability in oscillators[M].Cambridge University Press,2008:112-113.
[13]RUBIOLA E,BRENDEL R.The AM noise mechanism in oscillators[C].IEEE International Frequency Control Symposium Joint with the 22nd European Frequency and Time Forum,2009:33-39.
[14]RUBIOLA E,SALIK E,YU N,et al.Phase-noise and amplitude-noise measurement of low-power signals[C].Proceedings of the IEEE International Frequency Control Symposium and Exposition,2004:292-297.
[15]RUBIOLA E,SALIK E,YU N,et al.Phase noise measurements of low power signals[C].Electronics Letters,2003,39(19):1389-1390.
[16]RUBIOLA E,GIORDANO V.On the 1/f frequency noise in ultra-stable quartz oscillators[J].IEEE Transactions on Ultrasonics Ferroelectrics&Frequency Control,2007,54(1):15-22.
[17]OHIRA T.Rigorous Q-factor formulation for one-and two-port passive linear networks from an oscillator noise spectrum viewpoint[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2005,52(12):846-850.
[18]OHIRA T.Extended Adler’s injection locked Q factor formula for general one-and two-port active device oscillators[J].IEICE Electronics Express,2010,7(19):1486-1492.
[19]OHIRA T,ARAKI K.Active Q-Factor and equilibrium stability formulation for sinusoidal oscillators[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2007,54(9):810-814.
[20]HUANG X H,TAN F,WEI W,et al.A revisit to phase noise model of Leeson[C].IEEE International Frequency Control Symposium Joint with the 21st European Frequency and Time Forum,2007:238-241.
[21]WANG Y,HUANG X H.Analysis and design of low phase noise crystal oscillators[M].IEEE International Conference on Mechatronics and Automation,2012:19-23.
[22]MCCLANING K,VITO T.Radio receiver design[M].Atlanta:Noble Publishing,2000:379-381.
[23]BEST R E.Phase-locked loops:Design,simulation,and applications[M].Mc Graw-Hill Professional,2007.
[2]DA DALT N,HARTENECK M,SANDNER C,et al.On the jitter requirements of the sampling clock for analog-todigital converters[J].IEEE Transactions on Circuits and Systems I:Fundamental Theory and Applications,2002,49(9):1354-1360.
[3]黄武煌,王厚军,叶芃.一种高速全波形采集与高精度定位技术研究[J].仪器仪表学报,2013,34(1):73-79.HUANG W H,WANG H J,YE P.Research on highspeed full-wave acquision and high-precision positioning technology in laser remote sensing[J].Chinese Journal of Scientific Instrument,2013,34(1):73-79.
[4]陈莉,王跃科,张传胜.相位噪声引起的双向单程测距误差研究[J].电子测量与仪器学报,2013,27(2):99-104.CHEN L,WANG Y K,ZHANG CH SH.Research on the phase-noise-induced error in dual one-way ranging[J].Journal of Electronic Measurement and Instrumentation,2013,27(2):99-104.
[5]冯胜民,陈娟花,曹占山,等.基于FPGA和TDC-GP2的钟差测量系统设计[J].国外电子测量技术,2015,34(1):63-68.FENG SH M,CHEN J H,CAO ZH SH,et al.Design of clock difference measurement system based on FPGA and TDC-GP2[J].Foreign Electronic Measurement Technology,2015,34(1):63-68.
[6]陈曦,邓振淼,焦计平.多通道高速相参同步数据采集与存储系统设计[J].电子测量技术,2013,36(12):104-107.CHEN X,DENG ZH M,JIAO J P.Design of high-speed multi-channel coherent synchronized data acquisition and storage system[J].Electronic Measurement Technology,2013,36(12):104-107.
[7]杨扩军,田书林,蒋俊,等.基于TIADC的20 GS/s高速数据采集系统[J].仪器仪表学报,2014,35(4):841-849.YANG K J,TIAN SH L,JIANG J,et al.20 GSPS high speed data acquisition system based on TIADC[J].Chinese Journal of Scientific Instrument,2014,35(4):841-849.
[8]ZAMEK I,ZAMEK S.Jitter transformation in measurement instruments and discrepancies between measurement results[C].IEEE International Test Conference,2005:10-44.
[9]FAKHFAKH A,MILET-LEWIS N,DEVAL Y,et al.Study and behavioural simulation of phase noise and jitter in oscillators[C].IEEE International Symposium on Circuits and Systems,2001(5):323-326.
[10]LEESON D B.A simple model of feedback oscillator noise spectrum[J].Proceedings of the IEEE,1966,54:329-330.
[11]SAUVAGE G.Phase noise in oscillators:A mathematical analysis of leeson model[J].IEEE Transactions on Instrumentation and Measurement,1977,26(4):408-410.
[12]RUBIOLA E.Phase noise and frequency stability in oscillators[M].Cambridge University Press,2008:112-113.
[13]RUBIOLA E,BRENDEL R.The AM noise mechanism in oscillators[C].IEEE International Frequency Control Symposium Joint with the 22nd European Frequency and Time Forum,2009:33-39.
[14]RUBIOLA E,SALIK E,YU N,et al.Phase-noise and amplitude-noise measurement of low-power signals[C].Proceedings of the IEEE International Frequency Control Symposium and Exposition,2004:292-297.
[15]RUBIOLA E,SALIK E,YU N,et al.Phase noise measurements of low power signals[C].Electronics Letters,2003,39(19):1389-1390.
[16]RUBIOLA E,GIORDANO V.On the 1/f frequency noise in ultra-stable quartz oscillators[J].IEEE Transactions on Ultrasonics Ferroelectrics&Frequency Control,2007,54(1):15-22.
[17]OHIRA T.Rigorous Q-factor formulation for one-and two-port passive linear networks from an oscillator noise spectrum viewpoint[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2005,52(12):846-850.
[18]OHIRA T.Extended Adler’s injection locked Q factor formula for general one-and two-port active device oscillators[J].IEICE Electronics Express,2010,7(19):1486-1492.
[19]OHIRA T,ARAKI K.Active Q-Factor and equilibrium stability formulation for sinusoidal oscillators[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2007,54(9):810-814.
[20]HUANG X H,TAN F,WEI W,et al.A revisit to phase noise model of Leeson[C].IEEE International Frequency Control Symposium Joint with the 21st European Frequency and Time Forum,2007:238-241.
[21]WANG Y,HUANG X H.Analysis and design of low phase noise crystal oscillators[M].IEEE International Conference on Mechatronics and Automation,2012:19-23.
[22]MCCLANING K,VITO T.Radio receiver design[M].Atlanta:Noble Publishing,2000:379-381.
[23]BEST R E.Phase-locked loops:Design,simulation,and applications[M].Mc Graw-Hill Professional,2007.