摘要
以电池供电的便携式电子设备的广泛应用,对电源管理芯片提出了更高的要求。小型化、低功耗、高转换效率的开关电源芯片成为其发展的趋势之一,普遍地被应用于驱动有源矩阵薄膜晶体管(TFT)和液晶显示器(LCD)等产品中。
本文采用UMC 0.6um 2P2M BCD工艺,分析和设计了一种高频、高效的电流控制模式DC/DC单片开关电源,同时内含两个高性能的Rail-to-Rail运算放大器。作者首先介绍了DC/DC变换器的基本原理,简要阐述了PWM和PFM调制方式,对比了、电压控制和电流控制两种模式,并且分析了各自的优缺点;其次,根据应用要求进行了电路的总体结构设计,完成了多个核心电路的分析和设计。限于文章篇幅,作者有选择地分析和设计了带隙基准源、运算放大器、振荡器、误差放大器、PWM比较器、分频延时电路以及温度保护和欠压封锁等核心模块。
在完成原理分析与电路设计的基础上,本文应用EDA软件HSPICE对各个核心电路模块进行了仿真和模拟,仿真结果达到了预定指标,验证了作者在文中所阐述的电流控制模式DC/DC转换器的设计理论,是设计理论与实践相结合的一次有价值的尝试。
With the widely use of portable electronic products with battery power supply, the requirements to power management chip are more critical. Smaller size, lower power consumption and higher power convert efficiency switching power supply IC has been one of the important trend, which is usually used for driving active matrix, thin-film transistor (TFT), liquid crystal displays (LCD), etc.
In this paper, we have analysised and designed a high frequency, high efficiency current-mode control DC/DC single chip switching power supply with UMC 0.6um2P2M BCD processes, which include two high-performance Rail-to-Rail Operational Amplifiers. First, the author briefly introduces the basic principles of the DC/DC converter and PWM (Pulse Width Modulation) and PFM (Pulse Frequency Modulation), then compares the voltage control mode with the current control mode and analyses the merits and drawbacks, respectively. Second, according to the application requirements we have designed the overall topology of the chip, and multiple core blocks of the DC/DC converter have been analysed and designed such as Bandgap Reference、OTP(Over Temperature Protection)、Oscillator、Rail-to-Rail Operational Amplifier、Error_Amplifier、PWM Comparator、Time_Delay and UVLO(Under Voltage Lock Out),etc.
Based on the principle analysis and circuit design in the previous chapters, the author simulated all core blocks using HSPICE software. The simulation results meet the requirements and the circuit principles have been verified. It is a worthwhile and valuable design experience.
引文
[1]孙俊杰,有电世界,电源做主-电源管理风靡 2005。http://www.chinaecnet.com/mkt/cy055141.asp.
[2]张波,开关电源的优点及应用,电气开关,2007,NO.1,39-43。
[3]中国电子元件行业协会,电源管理产品呈现五大发展趋势[N],2006,http//:www.edw.eom.e/news/traekback.aSPx?ArtieleD=16738.
[4]Widlar R J,New Developments in IC Votage Regulator[J],IEEE Journal of Solid-State Circuits,Feb.1971,6(1),2-7.
[5]郭家荣,孟祥瑞,周耀.DC-DC开关电源芯片的设计,微计算机信息,2005年第21卷,第1期,152-153。
[6]华伟,通信开关电源的五种PWM反馈控制模式研究,通信电源技术,2001年6月,第2期,8-16。
[7]孙伟杰,王武,杨富文,PWM型DC-DC开关变换器研究综述,低压电器,2006年,第2期,36-46。
[8]何凤琴,田贞富,吴玉广,一种升压式PFM控制DC-DC转换器,电源技术,2007年5月,第26期,115-116。
[9]陈晓明,韦忠朝,开关电源中前馈电压控制模式,通信电源技术,2005年12月,第22卷,第6期,28-31。
[10]辛伊波,赵顺东,电流控制模式开关变换器研究,电子与封装,2006年4月,第36期,33-35。
[11]陈光明,曹家麟,汪西川,峰值电流控制模式BOOST DC-DC变化器的斜坡发生器的设计,上海大学学报,自然科学版,2004年8月,第10卷,第4期,357-361。
[12]Phillip E.Allen,Douglas R,Holberg,CMOS Analog Circuit Design,Oxford University Press,Inc,2002.
[13]Behzad Razavi.Design of Analog CMOS Integrated Circuit.The McGraw-Hill Companies,Inc,2001.
[14]Nagara,Krishnaswamy.Band voltage reference generator.United States Patent 5512817,2001.
[15]Vu,Luan.Low noise high PSRR bandgap with fast turn-on time.United States Patent 6278320,2001.
[16]Paul R.Gray,Paul J.Hurst,Stephen H.Lewis,et al.Analysis and Design Integrated Circuits[M].Fourth Edition.John Wiley & Sons,Inc,2001.
[17]闫良海,吴金,庞坚,姚建楠,LDO过流与温度保护电路的分析与设计,电子器件,2006年3月,第29卷,第1期,127-141。
[18]邹雪城,邵轲,郑朝霞,陈松涛,开关电源芯片中过温技术的研究与实现,微电子学与计算机,2006年第23卷,第7期,193-195。
[19]Yu Shuhuan,Chen Yiming,Guo Weidong,Che Xiaoqin,Smit h K F.Adigital trim controlled on-chip RC oscillator[C].In:Proceedings of the 44th IEEE 2001Midwest Symposium Circuits and Systems[C],2001:882-885.
[20]P.E.艾伦D.R.霍尔伯格.CMOS模拟电路设计[M].科学出版社,1995:313-337。
[21]D.M.Montecelli,"A quad CMOS single-supply op amp with rail-to-rail output swing",IEEE J.Solid-Stare Cite,vol.SC-21,pp.1026-1034,Dec.1986.
[22]R.Hogervorst et al.."CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input stage",Analog Integrated Circ.Signal Proc,vol.5,no.2,pp.135-146,Mar.1994.
[23]J.H.Huijsing and D.Linebarger,"Low-voltage operational amplifier with rail-to-rail input and output ranges",IEEE J.Solid-S fare Circ,vol.SC-20,pp.1144-1150,Dec.1985.
[24]S.Sakurai and M.Ismail,"Robust Design of Rail-to-Rail CMOS Operational Amplifiers for a Low Power Supply Voltage",IEEE J.of Solid-State Circuits,Vol.31,NO.2,Feb.1996,146-156.
[25]Marc Ryat,"Rail to rail operational transconductance amplifier",U.S.Patent 5 208552,May 1993.
[26]R.Hogervorst,S.M.Safai,J.P.Tero,and J.H.Huijsing,"a programmable 3-V CMOS rail-to-opamp with gain boosting for driving heavy resistive loads",ISCAS' 95,Vol.2,1995,PP:1544-1547.
[27]William Redman-White,"A High Bandwidth Constantgm and Slew-Rate Rail-to-Rail CMOS Input Circuit and its Application to Analog Cells for Low Voltage VLSI Systems",IEEE J.of Solid-State Circuits,Vol.32,NO.5,MAY 1997,pp:701-711.
[28]R.Hogervorst,J.P.Tero,R.G.H.Eschauzier,and J.H.Huijsing,"A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries",in Dig.ISSCC '94,Feb.1994,San Francisco,CA,pp.244-245.
[29]J.H.Huijsing and J.P.Tero,"Combination driver-summing circuit for rail-to-rail differential amplifier",US Pat.Appl.Ser.No.36774,filed Mar.25,1993.
[30]E.Seevinck,W.de Jager,P.Buitendijk."A Low Distortion Output Stage with Improved Stability for Monolithic Power Amplifiers",IEEE J.Solid-State Circuits.Jun.1988,Vol.SC-23,pp.794-801.
[31]曹三林,何乐年一种1.8-V Rail-to-Rail CMOS运算放大器的设计,微电子学与计算机,2006年第23卷第11期,p121-123。
[32]Bruschi P,Navarrini D,Piotto M.A high current drive CMOS output stage with a tunable quiescent current limiting circuit.IEEE J Solid-State Circuit,2003,38:1416.
[33]Allen Philip E,Holberg Douglas R.CMOS模拟电路设计(第二版,影印本)。北京:电子工业出版社,2000,6,271。
[34]汪华,邹雪城,童乔凌,肖华,一种新型CMOS误差放大电路的设计,电测与仪表,2007年,第1期,52-53。
[35]Paul R.Gray Paul J.Hurst Analysis and Design of Analog IntegratedCircuits,Fourth Edition.
[36]Paul.Gray.Analysis and Design of Analog Integrated Circuits.New York:John Wiley&Sons,2001:217-221.
[37]邓云飞,吴玉广,PWM控制器欠压锁定电路的实现,电子技术,2003年,第11期,51-53。
[38]邹雪城,杨秋平,刘冬生,李泳生,高精度过压检测电路设计,华中科技大学学报,自然科学版,2007年1月,第35卷,第1期,67-69。
[39]YASOJI SUZUKI,KAICHIRO ODAGAWA,TOSHIO ABE."Clocked CMOS Calculator Circuitry",IEEE JOURNAL OF SOLID-STATECIRCUITS,VOL.SC-8,NO.6,DECEMBER1973,pp.462-469.
[40]钟文耀,郑美珠,CMOS电路模拟与设计--基于Hspice,科学出版社,2007年7月第一版,pp.95-98。
[41]邹雪城,邹志革,刘政林等,VLSI设计方法与项目实施,科学出版社,2007年8月第一版,pp.378-387。