Presents fault-tolerant architectures for sequential and combinational circuits

Based on error checking and previous correct state preservation until error disappears

Target applications are dataflow processing blocks.

Addresses both single events as well as timing faults of arbitrarily long duration

Simulations show full fault protection with reduced power overhead.