Generalized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs

详细信息	查看全文 | 推荐本文 |

• 作者：Sujoy Sinha Roy ; ^{sujoyetc@cse.iitkgp.ernet.in} ; ^{sujoyetc@gmail.com}  ; [Author Vitae] ; Chester Rebeiro ^{chester@cse.iitkgp.ernet.in}  ; [Author Vitae] ; Debdeep Mukhopadhyay ^{debdeep@cse.iitkgp.ernet.in}  ; [Author Vitae]
• 关键词：Itoh&ndash ; Tsujii inversion algorithm ; FPGAs ; High-speed design
• 刊名：Integration ; the VLSI Journal
• 出版年：2012
• 期刊代码：71_01679260
• 类别：et
• 出版时间：June, 2012
• 卷：45
• 期：3
• 页码：307-315
• 文件大小：477 K

摘要

Among all finite field operations, finite field inversion is the most computationally intensive operation. Yet, it is an essential component of several public-key cryptographic algorithms such as elliptic curve cryptography. For hardware implementations over extended binary fields, the Itoh-Tsujii inversion algorithm (ITA) is the most efficient. In this paper we propose acceleration techniques for ITA on FPGA platforms. We first propose a generalization of the parallel ITA which uses exponentiation by 2ⁿ and 2ⁿ, where . Parallel ITA has several drawbacks which limit its speed. We propose a novel technique supported with theoretical analysis to overcome the drawbacks. The technique reduces the critical delay of the ITA architecture without increasing the clock cycle requirement. Experimental results are presented to show that the proposed technique outperforms reported results.