摘要
基于一款国产FPGA芯片的研发,提出了一种具有高可靠性、高速及可编程性的异步FIFO电路结构。通过增加近空满示警阈值和近空满状态位的方式用以提高异步FIFO的可编程性,同时内部通过使用格雷码指针进行比较的结构用以提高电路的可靠性。并在此基础上,提出了一种新的空满判断标准,使系统速度和逻辑利用率得到了进一步的提升。基于UMC 28 nm标准CMOS工艺,采用全定制方法进行电路设计。仿真结果表明,提出的异步FIFO在1 V的标准电压下,最高工作频率为666.6 MHz,平均功耗为7.1 mW。
Based on the research of a domestic field programmable gate array( FPGA) chip, an asynchronous first input first output( FIFO) circuit structure with high reliability, high speed and programmability is proposed. By adding the full/empty warning threshold and the full/empty state bit, the programmability of the proposed asynchronous FIFO is improved. Meanwhile, the reliability of the circuit is improved by using the Gray code pointer for comparation. On this basis, a new criterion for judging the full/empty state is proposed, which is applied to further improve the system working speed and logic utilization. Based on the United Microelectronics Corporation( UMC) 28 nm standard complementary metal oxide semiconductor( CMOS) process, the circuit design is carried out by fully customized method. The simulation results show that the proposed asynchronous FIFO has a maximum operating frequency of 666. 6 MHz and an average power consumption of 7. 1 mW at 1 V standard voltage.
引文
[1]金大超,冷建伟.异步时钟域信号同步的实现[J].天津理工大学学报,2017,33(3):40-44.
[2]刘杰,赛景波.基于DDR2 SDRAM乒乓双缓冲的高速数据收发系统设计[J].电子器件,2015,38(3):650-654.
[3]庄洪毅.一种基于FX2与FPGA联用实现USB2.0通讯协议的方法[J].电子测量技术,2017,40(4):78-81.
[4]冯国富,马玉齐,陈明,等.一种面向船联网的“北斗”异步FIFO多通道模型[J].微电子学与计算机,2017,34(2):1-5.
[5]吴修英,黄嵩人.浮点型DSP中异步FIFO的研究与设计[J].电子世界,2018,1(69):145-146.
[6]倪露,邹学玉.LZW的异步FIFO输入缓冲设计[J].电子测量技术,2015,38(4):19-23.
[7]司岚山,吴海宏,王勇,等.一种大容量异步FIFO的设计与实现[J].微电子学,2013,43(3):405-408.
[8]李赛,蒋林.OTN中异步FIFO的设计与实现[J].光通信研究,2015,191(5):55-58.
[9]王齐双,黄震春,蒲海峰.基于FPGA的异步FIFO的设计方案及性能[J].弹箭与制导学报,2014,34(6):185-189.
[10]肖静娴,戴亚文.基于FPGA的异步FIFO缓存设计[J].电子测量技术,2009,32(11):92-94.