用户名: 密码: 验证码:
基于FPGA的喷墨系统互联设计
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
数字喷墨系统是数字印刷技术的里程碑。它是一个完全数字化的生产系统,实现了把印前、印刷和印后融为了一体,从信息的输入一直到印刷,甚至装订输出。数字喷墨技术围绕光栅点阵,突破了传统印刷围绕印版的局限。其具有无版、内容可变、小批量成本优势,印刷流程环节少,可以有高附加值应用等传统印刷无法比拟的优点,使其成为印艺行业的领军技术。印前、印中和印后是相互独立的系统,现有生产作业需要分别对其进行特定设置才能协同工作,同时还需要人进行实时的监控,这种半自动化的运作大大地降低了生产效率。本文基于FPGA的喷墨系统互联设计,实现了打印作业的自动化与智能化。
     喷墨系统互联设计主要通过设计数据传输系统、打印支持系统和印前印后控制系统来实现全数字喷墨系统的无缝连接。数据传输系统主要为打印设备提供打印数据,它实现了RIP系统与打印设备的连接;打印支持系统主要提供打印的线信号和页信号,它实现了伺服系统与打印设备的连接;印前印后控制系统通过管理印前印后设备,来支持打印设备完成打印作业的自动化和智能化。
     数据传输系统通过设计PCICore逻辑完成PCI外设总线和WISHBONE内核总线的转接,各功能模块都挂接在WISHBONE总线上;打印支持系统通过设计Encoder逻辑完成对实际编码器信号进行编码,从而输出特定DPI打印所需的线信号。通过设计Trigger逻辑完成对光电信号或色标信号的检测,根据单页/连续、单面/双面打印属性进行编码,从而输出打印所需的页信号;印前印后控制系统通过设计CutterStacker逻辑来控制印后设备,通过设计DryEmergency逻辑来控制印前设备。各模块配置信息存取都采用EEPROM模块,与上位机通信都采用RS485模块。
Digital print system is a milestone in the digital print technology development,and it is totally digitized and realized the combination of the procedure, form information input to printing out, and even binding. Based on grating bitmap, digital print technology has broken the limitation of traditional technology. The charactors of no version\content changeable\cost advantage of quantities production and fewer printing links make it become bellwether in printing art. Because of the mutual independence of pre-print, print and post-print, current technique needs designated setup to ensure the cooperative work, besides, it needs worker's real-time monitoring, and all of these lead low production efficiency. In the paper, Print System Interconnect is designed to realize automation and intelligent of printing job based on FPGA.
     Print System Interconnect is to make digital print system seamless connection, through designing Data Transfer System, Print Support System and Pre-Post Print System. Data Transfer System is mainly to provide data for the print device, and it makes RIP System and print device connected. Print Support System is mainly to provide line signal and page signal for the print device, and it makes Servo System and print device connected. Pre-Post Control System is mainly to manage pre-print device and post-print device, and it makes print job more automatic and intelligentized.
     Data Transfer System is to design PCI Core logic, which makes the PCI bus and the WISHBONE bus connected, and each function module is connected to the WISHBONE bus. Print Support System is to design the encoder module logic, which generates the specific DPI line signal, according to encode the physical encoder signal. And it is to design the trigger module logic, which generates page signal with the configuration property of one-side print or double-side print, according to detecting the photoelectry signal and mark signal. Pre-Post Control System is to design the CutterStacker module logic, which is used to control post-print device. And it is to design the DryEmergency module logic, which is used to control pre-print device. The EEPROM module is used to preserve configuration data. The RS485 module is used to communicate with PC.
引文
[1]刘惕生.喷墨打印技术概述[J].影像技术,2005年,3-4:26-29.
    [2]何君勇,李路海.喷墨打印技术进展[J].中国印刷与包装研究,2009,(6):1-9.
    [3]闵耀霞.喷墨打印技术五大增长市场[J].市场纵横之:市场扫描,2008,(3):77-80.
    [4]汤惟,葛保建.基于FPGA的SOPC软硬件协同设计[J].江汉大学学报,2007,35(3):49-52.
    [5]朱松超,张怡,高汝霆.基于FPGA的PCI总线接口设计[J].计算机工程与应用,2006,(9):80-82.
    [6]田小林.基于FPGA的PCI总线接口设计[J].ELECTRONIC PRODUCTS CHINA,2004,(6):60-62.
    [7]程鹏,刘维亚,郑喜凤.基于FPGA的PCI总线接口设计[J].电子器件,2007,30(2):717-720.
    [8]田泽,刘怡浩.WISHBONE IP核互联总线[J].半导体技术,2005,30(1):28-31.
    [9]陈光武,范多旺.基于WISHBONE片上总线的IP核的互联[J].微计算机信息:嵌入式与SOPC,2009,25(7-2):151-152.
    [10] SUO Yi-fang , GAO Fei , SUN Lei . Design and Implementation of differential RS422 serial transceiver module based on FPGA [J].微计算机信息:嵌入式与SOPC,2010,26(12-2):127-128.
    [11]龚向东,黄宏宾,刘春平.主从可配置I2C总线接口IP及其应用[J].电讯技术,2010,50(1):76-80.
    [12]徐江丰,李松,张涌.基于WISHBONE片上总线的PCI Bridge核的研究和应用[J].国外电子元器件:应用与设计,2005,(4):23-26.
    [13]王廷龙.基于FPGA和PCI总线高速数据传输板的开发[D].黑龙江:哈尔滨工业大学,2009:21-42.
    [14]谢京华.基于FPGA IPcore的PCI接口设计与应用[D].四川:电子科技大学,2006:15-16.
    [15]王宏斌.PCI总线IP CORE的FPGA实现[D].陕西:西安电子科技大学,2006:27-42.
    [16]蒋豪.基于FPGA的PCI总线从接口IP核的设计与实现[D].江苏:江苏大学,2008:32-44.
    [17]柳钰.PCI从设备控制器的FPGA设计与实现[D].陕西:长安大学,2007:26-41.
    [18] Zang Chunhua.Non-Transparent PCI-to-PCI Bridge Based on Verilog and FPGA [R].Guilin, Guangxi, China:IEEE,2006.
    [19] Qingshan Tang,Weiming Hou.The Design for Astronomical digital images’Real-time Data Acquisition and Processing System Based on FPGA and PCI Bus [R].Chengdu, China:IEEE,2009.
    [20] PCI Special Interest Group.PCI Local Bus Specification Rev. 2.3 [S],2001.
    [21] OpenCore Organization . WISHBONE Soc Architecture Specification, Revision B.3 [S],2002.
    [22] Sung Ki-Hyuk,Kim Lee-Sup.New dynamic flip-flops for high-speed dual-modulus prescaler [J].IEEE Journal of Solid-State Circuits,2000-06,35(6):919-920.
    [23] Tanabe A , Umetani M , Fujiwara I , etc . 0.18-um CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation [J].IEEE Journal of Solid-State Circuits,2001-06,36(6):988-996.
    [24]陆洪毅,戴葵,王志英.基于WISHBONE的Soc接口设计[J].计算机工程与科学,2003,25(5):90-92.
    [25]宋廷强,刘川来,周艳.Soc设计中WISHBONE片上总线的设计与开发[J].青岛科技大学学报,2003,24(5):439-442.
    [26] PCI Special Interest Group.Combining WISHBONE interface signals [S],2001.
    [27] Xu Xing,Chen Zezong etc.Porting from Wishbone Bus to Avalon Bus in Soc Design [R].Xi’an, China:IEEE,2007.
    [28] Cao Fan,Chen Lan,Yi Bo.Designing WISHBONE to AMBA Wraper [R].Changsha, Hunan, China:IEEE,2009.
    [29] Ayas Kanta Swain,KamalaKanta Mahapatra.Design and Verification of WISHBONE Bus Interface for System-on-Chip Integration [R].Kolkata, India:IEEE,2010.
    [30]万其,陈桂.基于PCI和FPGA的通用伺服控制卡设计[J].工业控制计算机,2006,19(11):67-71.
    [31]张波.基于FPGA的CAN通讯卡设计与实现[D].上海:复旦大学,2008:17-23.
    [32]张培坤,高伟.基于FPGA的CAN总线通信结点设计[J].仪表技术与传感器,2010,12:68-70.
    [33]陈萍,姜秀杰.基于FPGA的CAN总线通信系统[J].计算机测量与控制,2009,17(12):2482-2484.
    [34]张振德,崔玉龙,吴临政.基于FPGA的CAN总线星形拓扑结构设计[J].测控技术,2009,28(10):59-62.
    [35] Li Jun,Wang Wei.PCI Express Interface Design and Verification Based on Spartan-6 FPGA [R].Nanjing, China,2010.
    [36]林锦棠,敖发良.PCI Express研究及基于FPGA的实现[J].微计算机信息:嵌入式与SOC,2008,24(10):185-187.
    [37]沈辉,张萍.FPGA在PCI Express总线接口中的应用[J].现代电子技术,2010,14(325):109-111.
    [38] Qing Wu,Jiamou Xu ect.The Research and Implementation of Interacing Based on PCI Express [R].Beijing, China:IEEE,2009.
    [39] Chee Wei Liang,Zain Ali, N.B,Seth Nair, R..Design of Low Cost FPGA Based PCI Bus Sniffer [R].Florid, USA:IEEE,2003.
    [40] Fei Chen,Hailiang Cheng ect.Design and Implementation of an Effective Hyper Transport Core in FPGA [R].Tsukuba, Japan:IEEE,2008.
    [41] Chris Brueggen,Hardy J. Pottinger.A Novel FPGA-based Master/Slave PCI Interface Core [R].Lansing, MI:IEEE,2000.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700