高速串行通信中时间抖动的若干问题研究
摘要
高速串行通信已经成为高速互连技术的主流,而时间抖动分析是评估高速串行通信系统性能的重要手段。
建立高速串行通信中抖动的完整的、可以定量计算的理论模型,有利于对各种信道计算出其时间抖动特性,得到在信道中传输的码流的误码率情况,快速评估高速串行通信系统的性能。在高速串行通信中,为了改善信号的抖动性能,经常使用各种编码方式,包括4B/5B编码、8B/10B编码和64B/66B编码等,不同的串行互连规范选择不同的编码方式。高速串行通信中也使用了多种幅度调制方式(NRZ、PAM-4、PAM-8等)。目前对于不同编码方式和不同幅度调制方式的选择,仅有一些定性的分析,或者是基于测试的比较分析,尚缺乏统一的具有说服力的评估手段。
本文研究内容主要包括两个部分,一是在了解抖动基本概念的基础上,从高速串行通信系统模型出发,分析高速串行信号抖动的各个成分来源,建立相应的模型并通过实际测试验证模型精度。二是在验证模型精度的基础上,将此方法进行推广,用来分析不同编码方式对抖动的影响,并据此评估不同编码方式的优劣;同时分析多电平幅度调制信号中的抖动,并以此为标准评估多电平幅度调制信号。
本文结构安排如下:
第一章作为绪论,介绍论文课题背景、研究内容和目的。
第二章介绍抖动的定义、常见抖动分析方法和抖动分类、抖动各成分来源及其数学模型,最后给出抖动和误码率关系的数学模型。
第三章从高速串行通信系统模型出发,得到高速串行通信系统中抖动的数学描述,分别讨论了各种来源的时间抖动成分经过信道后的传输情况。对于DCD和DDJ的分离和具体计算都给出了比较完备的数学描述,并分析了发送端时钟抖动中的RJ和PJ成分以及加性噪声对接收端信号抖动的影响。
第四章根据信道对抖动的各个成分影响的模型,提出了由信道S参数出发计算总抖动分布和误码率曲线的完整算法。分析测试仪器、测试方法以及仪器采用的抖动分析算法可能对抖动测试结果造成的影响。分析信号源输出级的带宽限制对信道抖动测试结果的影响并提出修正方法。最后对不同的信道分别进行仿真计算和抖动测试来验证模型精度。
第五章首先介绍常用编码方式,4B/5B编码、8B/10B编码、64B/66B编码以及抖动测试中常用的伪随机二进制序列等。接着从DDJ出现概率角度分析不同编码方式对于高速串行通信系统抖动性能的影响,并给出了计算4B/5B编码和8B/10B编码DDJ极值序列的算法。最后对不同编码方式下一阶低通信道和实测信道的DDJ性能进行了仿真分析,结果表明,采用4B/5B编码和采用8B/10B编码时,信号具有类似的抖动特性;4B/5B编码和8B/10B编码的编码效率都只有80%,随着码速率的进一步提高,编码效率带来的问题将更加严重,此时高效率的编码方式如64B/66B编码等将是一种更好的选择。
第六章首先给出了多电平幅度调制信号中“理想时刻”和抖动的定义,其次将对NRZ信号进行抖动分析的方法推广到多电平幅度调制信号的情况,接着以PAM-4为例,分析其经过一阶低通信道和实测信道的抖动特性,最后将PAM-4和NRZ进行了对比分析。通过眼图张开程度的比较,针对高速的情况,NRZ相比于PAM-4,可能具有更优的高速数传的潜力。
第七章是本文的总结和展望,总结论文内容,指出论文的创新点和进一步研究的方向。
High-speed serial communication has become the mainstream of high-speed interconnect technology, and jitter analysis is an important method to assess the performance of high-speed serial communication system.
In order to evaluate the performance of the high-speed serial link as well as the bit error rate, it is necessary for us to have a complete theoretical model of jitter in high-speed serial link. Line codes are often used for high-speed serial data transport, such as 4B/5B, 8B/10B, 64B/66B etc. Multi-level signalings such as PAM-4 and PAM-8 are also adapted in high-speed serial communication. However, most of nowadays evaluation of different line codes and different multi-level signaling are based on qualitative analysis, or comparative analysis of test result, which are lack of uniform persuasive assessment.
In this dissertation, by analyzing the sources of jitter, we established a theoretical model of jitter starting from the basic concept of jitter theory and the high-speed serial link model. The accuracy of this model is verified by applying it to many real working situations. Another aim of this dissertation is to find out different applications for this jitter model. It is applied to analyze the impact of different line codes on jitter and investigate the jitter in multi-level signaling.
The structure of this dissertation is as follows:
The first is about the introduction and background; it introduces the research methods and purpose of this dissertation.
The second chapter describes the definition of jitter, common methods for jitter analysis, jitter classification, source and mathematical model of each jitter component, and finally gives out the mathematical model of the relationship between jitter and bit error rate.
Chapter 3 is devoted to the mathematical description of different jitter components based on the model of high-speed serial communication. The influence of channel on jitter components of different sources are discussed here. We will introduce the method for decomposition and calculation of DCD and DDJ. The influence of RJ and PJ from the clock path and additive noise in the channel on jitter at the receiving end is also discussed in this part.
In chapter 4, based on the model proposed in chapter 3, a complete algorithm for total jitter distribution and bit error rate calculation from the S parameters of channel is proposed. The possible impact of test equipment, test methods and jitter analysis methods adopted in the jitter analyzer on test result is discussed. The bandwidth limitation of the pattern generator will greatly exacerbate the jitter in the test, and a correction method is proposed. Finally, a series of experiments of jitter test are carried out and the test result is compared to the estimated result to verify the accuracy of the model.
In chapter 5, we first introduce some common line codes, such as 4B/5B, 8B/10B, 64B/66B, PRBS, and then analyze the effect of different line codes on jitter in high-speed serial communication system from the perspective of the probability of DDJ. We also estimate the DDJ in first-order low-pass channel and actual channels with different line codes, the result shows that 4B/5B and 8B/10B have similar effect on jitter. The coding efficiency of 4B/5B and 8B/10B is only 80%, as data rate increases, the rate penalty gets worse, and high efficiency line code such as 64B/66B will be a better choice.
In Chapter 6, we first give the definition of“ideal reference time”and jitter in multi-level signaling, and then we apply the jitter analysis method used in NRZ signaling to analyze jitter in multi-level signaling. Take PAM-4 signaling as an example, the jitter in PAM-4 signaling though a first-order low-pass channel and actual channels is analyzed. Comparing to PAM-4 signaling, according to the horizontal and vertical eye opening of the eye diagram, NRZ signaling may have better potential for high-speed serial data transmission.
Chapter 7 summarizes the main ideas and the innovations in this dissertation, and points out the direction of future work.
建立高速串行通信中抖动的完整的、可以定量计算的理论模型,有利于对各种信道计算出其时间抖动特性,得到在信道中传输的码流的误码率情况,快速评估高速串行通信系统的性能。在高速串行通信中,为了改善信号的抖动性能,经常使用各种编码方式,包括4B/5B编码、8B/10B编码和64B/66B编码等,不同的串行互连规范选择不同的编码方式。高速串行通信中也使用了多种幅度调制方式(NRZ、PAM-4、PAM-8等)。目前对于不同编码方式和不同幅度调制方式的选择,仅有一些定性的分析,或者是基于测试的比较分析,尚缺乏统一的具有说服力的评估手段。
本文研究内容主要包括两个部分,一是在了解抖动基本概念的基础上,从高速串行通信系统模型出发,分析高速串行信号抖动的各个成分来源,建立相应的模型并通过实际测试验证模型精度。二是在验证模型精度的基础上,将此方法进行推广,用来分析不同编码方式对抖动的影响,并据此评估不同编码方式的优劣;同时分析多电平幅度调制信号中的抖动,并以此为标准评估多电平幅度调制信号。
本文结构安排如下:
第一章作为绪论,介绍论文课题背景、研究内容和目的。
第二章介绍抖动的定义、常见抖动分析方法和抖动分类、抖动各成分来源及其数学模型,最后给出抖动和误码率关系的数学模型。
第三章从高速串行通信系统模型出发,得到高速串行通信系统中抖动的数学描述,分别讨论了各种来源的时间抖动成分经过信道后的传输情况。对于DCD和DDJ的分离和具体计算都给出了比较完备的数学描述,并分析了发送端时钟抖动中的RJ和PJ成分以及加性噪声对接收端信号抖动的影响。
第四章根据信道对抖动的各个成分影响的模型,提出了由信道S参数出发计算总抖动分布和误码率曲线的完整算法。分析测试仪器、测试方法以及仪器采用的抖动分析算法可能对抖动测试结果造成的影响。分析信号源输出级的带宽限制对信道抖动测试结果的影响并提出修正方法。最后对不同的信道分别进行仿真计算和抖动测试来验证模型精度。
第五章首先介绍常用编码方式,4B/5B编码、8B/10B编码、64B/66B编码以及抖动测试中常用的伪随机二进制序列等。接着从DDJ出现概率角度分析不同编码方式对于高速串行通信系统抖动性能的影响,并给出了计算4B/5B编码和8B/10B编码DDJ极值序列的算法。最后对不同编码方式下一阶低通信道和实测信道的DDJ性能进行了仿真分析,结果表明,采用4B/5B编码和采用8B/10B编码时,信号具有类似的抖动特性;4B/5B编码和8B/10B编码的编码效率都只有80%,随着码速率的进一步提高,编码效率带来的问题将更加严重,此时高效率的编码方式如64B/66B编码等将是一种更好的选择。
第六章首先给出了多电平幅度调制信号中“理想时刻”和抖动的定义,其次将对NRZ信号进行抖动分析的方法推广到多电平幅度调制信号的情况,接着以PAM-4为例,分析其经过一阶低通信道和实测信道的抖动特性,最后将PAM-4和NRZ进行了对比分析。通过眼图张开程度的比较,针对高速的情况,NRZ相比于PAM-4,可能具有更优的高速数传的潜力。
第七章是本文的总结和展望,总结论文内容,指出论文的创新点和进一步研究的方向。
High-speed serial communication has become the mainstream of high-speed interconnect technology, and jitter analysis is an important method to assess the performance of high-speed serial communication system.
In order to evaluate the performance of the high-speed serial link as well as the bit error rate, it is necessary for us to have a complete theoretical model of jitter in high-speed serial link. Line codes are often used for high-speed serial data transport, such as 4B/5B, 8B/10B, 64B/66B etc. Multi-level signalings such as PAM-4 and PAM-8 are also adapted in high-speed serial communication. However, most of nowadays evaluation of different line codes and different multi-level signaling are based on qualitative analysis, or comparative analysis of test result, which are lack of uniform persuasive assessment.
In this dissertation, by analyzing the sources of jitter, we established a theoretical model of jitter starting from the basic concept of jitter theory and the high-speed serial link model. The accuracy of this model is verified by applying it to many real working situations. Another aim of this dissertation is to find out different applications for this jitter model. It is applied to analyze the impact of different line codes on jitter and investigate the jitter in multi-level signaling.
The structure of this dissertation is as follows:
The first is about the introduction and background; it introduces the research methods and purpose of this dissertation.
The second chapter describes the definition of jitter, common methods for jitter analysis, jitter classification, source and mathematical model of each jitter component, and finally gives out the mathematical model of the relationship between jitter and bit error rate.
Chapter 3 is devoted to the mathematical description of different jitter components based on the model of high-speed serial communication. The influence of channel on jitter components of different sources are discussed here. We will introduce the method for decomposition and calculation of DCD and DDJ. The influence of RJ and PJ from the clock path and additive noise in the channel on jitter at the receiving end is also discussed in this part.
In chapter 4, based on the model proposed in chapter 3, a complete algorithm for total jitter distribution and bit error rate calculation from the S parameters of channel is proposed. The possible impact of test equipment, test methods and jitter analysis methods adopted in the jitter analyzer on test result is discussed. The bandwidth limitation of the pattern generator will greatly exacerbate the jitter in the test, and a correction method is proposed. Finally, a series of experiments of jitter test are carried out and the test result is compared to the estimated result to verify the accuracy of the model.
In chapter 5, we first introduce some common line codes, such as 4B/5B, 8B/10B, 64B/66B, PRBS, and then analyze the effect of different line codes on jitter in high-speed serial communication system from the perspective of the probability of DDJ. We also estimate the DDJ in first-order low-pass channel and actual channels with different line codes, the result shows that 4B/5B and 8B/10B have similar effect on jitter. The coding efficiency of 4B/5B and 8B/10B is only 80%, as data rate increases, the rate penalty gets worse, and high efficiency line code such as 64B/66B will be a better choice.
In Chapter 6, we first give the definition of“ideal reference time”and jitter in multi-level signaling, and then we apply the jitter analysis method used in NRZ signaling to analyze jitter in multi-level signaling. Take PAM-4 signaling as an example, the jitter in PAM-4 signaling though a first-order low-pass channel and actual channels is analyzed. Comparing to PAM-4 signaling, according to the horizontal and vertical eye opening of the eye diagram, NRZ signaling may have better potential for high-speed serial data transmission.
Chapter 7 summarizes the main ideas and the innovations in this dissertation, and points out the direction of future work.
引文
曹志刚,钱亚生.1992.现代通信原理[M].北京:清华大学出版社.
陈希儒.1992.概率论与数理统计[M].合肥:中国科学技术大学出版社.
杜挺克,杨俊峰,宋克柱等.2009.一种计算数据相关性抖动峰峰值的方法[J].中国科学技术大学学报,39(6):608-611.
胡海洋.高速数据的抖动.2008.安捷伦开放实验室暨测量方案中心[DB/OL].http://www.eefocus.com/bbs/article_9_42864.html
李炯生,查建国,王新茂.2010.线性代数(第2版)[M].合肥:中国科学技术大学出版社.
李丽平.2009.高速串行互连中的抖动分析[D]:博士.西安:西安电子科技大学.
刘衡祁,李为朴.2005.数据通信总线技术的现状与未来发展趋势[DB/OL], http://www.txrzx.com/txrzx/学术交流/计算机通信网络/数据通信总线技术的现状与未来发展趋势.pdf.
马鸣锦,朱剑冰,何红旗,等.2007. PCI、PCI-X和PCI Express的原理及体系结构[M].北京:清华大学出版社.
盛月峰,孙志刚.2010.基于Infiniband的网络存储研究[J].高性能计算技术:2010(1):29-32.
王守军.2004.高速串行通信技术的发展、设计及应用[DB/OL].电子工程专辑,http://forum.eet-cn.com/FORUM_POST_1000039167_1200081004_0.HTM.
王超.2007.高速背板的电磁场建模和仿真[D]:博士.合肥:中国科学技术大学.
汪志诚.1989.热力学统计物理[M] .北京:高等教育出版社.
吴义华.2007.利用ADC测量时钟技术的研究[D]:博士.合肥:中国科学技术大学.
杨俊峰.2005.高速数字串行通信中的时间抖动研究[D]:博士.合肥:中国科学技术大学图书馆.
杨俊峰,王砚方,武杰.2006.高速串行互联系统数据相关性抖动峰峰值分析[J].中国科学技术大学学报,36(3):268-272.
赵博龙,赵云忠,孔德岐.2009. RapidIO互连技术研究及其模型验证[J].航空计算技术,39(4):127-130.
徐守时.2003.信号与系统——理论、方法和应用(修订版)[M].合肥:中国科学技术大学出版社。
Agilent.2006.4-Port PNA-L Microwave Network Analyzer N5230A 300 kHz to 13.5,20 GHz[DB/OL].http://cp.literature.agilent.com/litweb/pdf/5989-1695EN.pdf.
Agilent.2007.J-BERT N4903A High-Performance Serial BERT with Complete Jitter Tolerance Testing, 7Gb/s and 12.5 Gb/s[DB/OL].http://www.home.agilent.com/upload/cmc_upload/All/5989_2899EN_FINAL_OCT05.pdf?&cc=CN&lc=chi.
Agilent.2006.Precision Jitter Analysis Using the Agilent 86100C DCA-J, Pruduct Note 86100C-1[DB/OL].http://cp.literature.agilent.com/litweb/pdf/5989-1146EN.pdf.
Alan V.Oppenheim,Alan S.Willsky,With S.Hamid Nawab著,刘树棠译.2008.信号与系统(第2版)[M].西安:西安交通大学出版社.
Analui B, Buckwalter J, Hajimiri A . 2005 . Data-Dependent Jitter in Serial Communications[J] . IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 53(11):3388:3397.
Anthony Sanders,Mike Resso,John D’Ambrosia.2004.Channel Compliance Testing Utilizing Novel Statistical Eye Methodology[C].DesignCon 2004.
A.X. Widmer and P.A. Franaszek.1983.A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code [J], IBM Journal of Research and Development, 27(5):440-451.
Avago.2010.Avago 40nm SerDes核心拥有28Gb/s效能[DB/OL]. http://www.mem.com.tw/article_content.asp?sn=1011080007.
Brian Brunn, Steve Anderson . 2005 . Edge-Equalization Extends Performance in Multi-Gigabit Serial Links[C].DesignCon 2005.
Buckwalter J, Analui B, Hajimiri A.2004.Predicting data-dependent jitter[J].IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, 51(9):453457 .
Cathy Ye Liu, Joe Caroselli.2007.Comparison of Signaling and Equalization Schemes in High Speed SerDes(10-25Gb/s)[C].DesignCon 2007.
Christian Menolfi, Thomas Toifl, Robert Reutemann et al.2005.A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI[C].2005 IEEE International Solid-State Circuits Conference.
David J. Foley, Michael P. Flynn.2002.A Low-Power 8-PAM Serial Transceiver in 0.5-_m Digital CMOS[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS, 37(3):310-316.
David R Stauffer, Stephen D.Anderdon, Anthony Sanders.2004.Comparison of PAM-4 and NRZ Signaling[DB/OL].http://www.ieee802.org/3/bladesg/public/mar04/anderson_01_0304.pdf.
David M.Pozar著,张肇仪等译.2006.微波工程(第3版)[M].北京:电子工业出版社。
David R Stauffer.2008.The Future of Electrical Signaling in a Post-10 Gbit/s World, Part V, Signaling Standards Development for 25 Gbit/s Serial Links.IBM Microelectronics, ASIC Design Center[J/OL].http://www.en-genius.net/includes/files/nett_012808.pdf.
Dong G.Kam,Troy J.Beukema,Young H Kwark et al.2008.Multi-level Signaling in High density,High-speed Electrical Links[C].DesignCon 2008.
Donglv Wang, Junfeng Yang, Yanfang Wang.2010.An equivalent model of pattern generator in jitter testing. ISECS International Colloquium on Computing, Communication, Control, and Management(CCCM).
International Committee for Information Technology Standardization (INCITS).2004.Fiber Channel-Methodologies for Jitter and Signal Quality Specification-MJSQ[S].
ITU-T G.701.1993.Vocabulary of digital transmission and multiplexing,and pulse code modulation (PCM) terms[S].
Jared Zerbe, Qi Lin, Vladimir Stojanovic, et a1.2005.Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes[C].DesignCon 2005.
Jeffrey H. Sinsky, Marcus Duelk, Andrew Adamieck.2005.High-Speed Electrical Backplane Transmission Using Duobinary Signaling[J] . IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 53(1):152-160.
Jie Sun, Mike Li, Jan Wilstrup.2002.A demonstration of deterministic jitter (DJ) deconvolution[C].IEEE Instrumentation and Measurement Technology Conference(IMTC).
Jihong Ren, Haechang Lee, Brian Leibowitz et al.2007.Performance Comparison of Edge-based Equalization and Data-based Equalization for Transmitter and Receiver[C].DesignCon 2007.
Jri LEE, Ming-Shuan Chen, Huai-De Wang.2008.Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4 and NRZ data[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS, 43(9):2120-2133.
Kyung Suk Oh,Frank Lambrecht,Sam Chang et al.2008.Accurate System Voltage and Timing Marging Simulation in High-Speed I/O System Designs[J].IEEE Transactions on Advanced Packaging,31(4):722-730.
K-micro.2011.面向XGPON1 OLT的CDR SerDes PHY可用于ASIC集成并当作独立芯片使用[DB/OL].http://www.prnasia.com/pr/2011/04/18/110353821.shtml.
Kuo A, Rosales R, Farahmand T et al.2005.Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects[J] . IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 54(5):1800:1810.
Lattice.2002.SERDES Test Chip Jitter Prelininary Technical Note TN1032[DB/OL].http://www.msc-ge.com/download/lattice/files/tn1032.pdf.
LeCory.2011.WaveMaster 8 Zi-A Oscilloscopes World's Highest Bandwidth Real-time Oscilloscope with Superior Performance[DB/OL].http://www.lecroy.com/Oscilloscope/Oscillosco-peSeries.aspx? mseries=329&ref=home.
Marcu M, Durbha S,Gupta S.Duty-Cycle Distortion and Specifications for Jitter Test-Signal Generation[C].IEEE International Symposium on Electromagnetic Compatibility, EMC 2008.
Mike Peng Li著,李玉山等译.2009.高速系统设计——抖动、噪声和信号完整性[M].北京:电子工业出版社。
Mike Li, Jan Wilstrup, Ross Jessen et al.1999.A New Method for Jitter Decomposition Through Its Distribution Tail Fitting[C].IEEE Interational Test Conference (ITC).
Natasa Blitvic.2007.Channel Coding for High Speed Links[D] .Massachusetts Institute of Technology.
Nelson Ou, Touraj Farahmand,Andy Kuo et al.2004.Jitter Models for the Design and Test of Gb/s-Speed Serial Interconnects [J].Design & Test of Computers, 21(4):302-313.
PCI-SIG.2004.PCI Express Jitter Modeling, Rev 1.0[S]. Ransom Stephens.2007.Jitter 360o Knowledge Series Part 3: All About the Acronyms:RJ,DJ,DDJ,ISI,DCD,PJ,SJ,….
Rick.2007.信号速率急速上升,信号完整性标准何时出现?[DB/OL].http://www.eet-china.com/ART_8800459819_640279_NT_2922614c.HTM.
Shu Lin,Daniel J.Costello著,晏坚等译.2007.差错控制编码(第2版)[M].北京:机械工业出版社.
Sowmya S.Luckor.2001.Introduction to 10 Gigabit 64b/66b (Clause 49), Diagrams from IEEE P802.3ae/D3.2[R].
Tektronix Inc.1999.Understanding and Characterizing Timing Jitter[DB/OL].http://www.tek.com/Measurement/scopes/jitter/55W_16146_1.pdf.
Timothy D.Lyons.Complete testing of receiver jitter tolerance[C].Test Conference (ITC), 2010 IEEE International.
Wikipedia.2011.4B5B[DB/OL].http://en.wikipedia.org/wiki/4B5B.
Wikipedia.2011.8b/10b encoding[DB/OL].http://en.wikipedia.org/wiki/8B10B.
Wikipedia.2011.64b/66b encoding[DB/OL].http://en.wi kipedia.org/wiki/64b/66b_encoding.
Wikipedia.2011.Pseudorandom binary sequence[DB/OL].http://en.wikipedia.org/wiki/PRBS.
Wikipedia.2011.Maximum length sequence[DB/OL].http://en.wikipedia.org/wiki/N-sequence.
Xilinx.2005.轻松实现高速串行I/O[DB/OL].http://china.origin.xilinx.com/china/documentation/books/serialio/serialio-ch3_cn.pdf.
Xilinx.2010.赛灵思全球首演内置28Gb/s收发器的Virtex-7 HT系列支持下一代100-400Gb/s通信系统应用[DB/OL].http://china.xilinx.com/china/ch_prs_rls/2010/Virtex-7HT.htm.
Yu Chang, Dan Oh, and Chris Madden.2008.Jitter Modeling in Statistical Link Simulation[C].IEEE International Symposium on Electromagnetic Compatibility.18-22 Aug2008 1-4.
Y. Cai, S.A. Werner, G.J. Zhang,et al.2002.Jitter Testing for Multi-Gigabit Backplane SerDes-Techniques to Decompose and Combine Various Types of Jitter[C].International Test Conference 2002.
Y. Cai, Bernd Laquai, Kent Luehman2002.Jitter testing for gigabit serial communication transceivers[J].Design & Test of Computers, IEEE,19(1):66-74.
陈希儒.1992.概率论与数理统计[M].合肥:中国科学技术大学出版社.
杜挺克,杨俊峰,宋克柱等.2009.一种计算数据相关性抖动峰峰值的方法[J].中国科学技术大学学报,39(6):608-611.
胡海洋.高速数据的抖动.2008.安捷伦开放实验室暨测量方案中心[DB/OL].http://www.eefocus.com/bbs/article_9_42864.html
李炯生,查建国,王新茂.2010.线性代数(第2版)[M].合肥:中国科学技术大学出版社.
李丽平.2009.高速串行互连中的抖动分析[D]:博士.西安:西安电子科技大学.
刘衡祁,李为朴.2005.数据通信总线技术的现状与未来发展趋势[DB/OL], http://www.txrzx.com/txrzx/学术交流/计算机通信网络/数据通信总线技术的现状与未来发展趋势.pdf.
马鸣锦,朱剑冰,何红旗,等.2007. PCI、PCI-X和PCI Express的原理及体系结构[M].北京:清华大学出版社.
盛月峰,孙志刚.2010.基于Infiniband的网络存储研究[J].高性能计算技术:2010(1):29-32.
王守军.2004.高速串行通信技术的发展、设计及应用[DB/OL].电子工程专辑,http://forum.eet-cn.com/FORUM_POST_1000039167_1200081004_0.HTM.
王超.2007.高速背板的电磁场建模和仿真[D]:博士.合肥:中国科学技术大学.
汪志诚.1989.热力学统计物理[M] .北京:高等教育出版社.
吴义华.2007.利用ADC测量时钟技术的研究[D]:博士.合肥:中国科学技术大学.
杨俊峰.2005.高速数字串行通信中的时间抖动研究[D]:博士.合肥:中国科学技术大学图书馆.
杨俊峰,王砚方,武杰.2006.高速串行互联系统数据相关性抖动峰峰值分析[J].中国科学技术大学学报,36(3):268-272.
赵博龙,赵云忠,孔德岐.2009. RapidIO互连技术研究及其模型验证[J].航空计算技术,39(4):127-130.
徐守时.2003.信号与系统——理论、方法和应用(修订版)[M].合肥:中国科学技术大学出版社。
Agilent.2006.4-Port PNA-L Microwave Network Analyzer N5230A 300 kHz to 13.5,20 GHz[DB/OL].http://cp.literature.agilent.com/litweb/pdf/5989-1695EN.pdf.
Agilent.2007.J-BERT N4903A High-Performance Serial BERT with Complete Jitter Tolerance Testing, 7Gb/s and 12.5 Gb/s[DB/OL].http://www.home.agilent.com/upload/cmc_upload/All/5989_2899EN_FINAL_OCT05.pdf?&cc=CN&lc=chi.
Agilent.2006.Precision Jitter Analysis Using the Agilent 86100C DCA-J, Pruduct Note 86100C-1[DB/OL].http://cp.literature.agilent.com/litweb/pdf/5989-1146EN.pdf.
Alan V.Oppenheim,Alan S.Willsky,With S.Hamid Nawab著,刘树棠译.2008.信号与系统(第2版)[M].西安:西安交通大学出版社.
Analui B, Buckwalter J, Hajimiri A . 2005 . Data-Dependent Jitter in Serial Communications[J] . IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 53(11):3388:3397.
Anthony Sanders,Mike Resso,John D’Ambrosia.2004.Channel Compliance Testing Utilizing Novel Statistical Eye Methodology[C].DesignCon 2004.
A.X. Widmer and P.A. Franaszek.1983.A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code [J], IBM Journal of Research and Development, 27(5):440-451.
Avago.2010.Avago 40nm SerDes核心拥有28Gb/s效能[DB/OL]. http://www.mem.com.tw/article_content.asp?sn=1011080007.
Brian Brunn, Steve Anderson . 2005 . Edge-Equalization Extends Performance in Multi-Gigabit Serial Links[C].DesignCon 2005.
Buckwalter J, Analui B, Hajimiri A.2004.Predicting data-dependent jitter[J].IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, 51(9):453457 .
Cathy Ye Liu, Joe Caroselli.2007.Comparison of Signaling and Equalization Schemes in High Speed SerDes(10-25Gb/s)[C].DesignCon 2007.
Christian Menolfi, Thomas Toifl, Robert Reutemann et al.2005.A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI[C].2005 IEEE International Solid-State Circuits Conference.
David J. Foley, Michael P. Flynn.2002.A Low-Power 8-PAM Serial Transceiver in 0.5-_m Digital CMOS[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS, 37(3):310-316.
David R Stauffer, Stephen D.Anderdon, Anthony Sanders.2004.Comparison of PAM-4 and NRZ Signaling[DB/OL].http://www.ieee802.org/3/bladesg/public/mar04/anderson_01_0304.pdf.
David M.Pozar著,张肇仪等译.2006.微波工程(第3版)[M].北京:电子工业出版社。
David R Stauffer.2008.The Future of Electrical Signaling in a Post-10 Gbit/s World, Part V, Signaling Standards Development for 25 Gbit/s Serial Links.IBM Microelectronics, ASIC Design Center[J/OL].http://www.en-genius.net/includes/files/nett_012808.pdf.
Dong G.Kam,Troy J.Beukema,Young H Kwark et al.2008.Multi-level Signaling in High density,High-speed Electrical Links[C].DesignCon 2008.
Donglv Wang, Junfeng Yang, Yanfang Wang.2010.An equivalent model of pattern generator in jitter testing. ISECS International Colloquium on Computing, Communication, Control, and Management(CCCM).
International Committee for Information Technology Standardization (INCITS).2004.Fiber Channel-Methodologies for Jitter and Signal Quality Specification-MJSQ[S].
ITU-T G.701.1993.Vocabulary of digital transmission and multiplexing,and pulse code modulation (PCM) terms[S].
Jared Zerbe, Qi Lin, Vladimir Stojanovic, et a1.2005.Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes[C].DesignCon 2005.
Jeffrey H. Sinsky, Marcus Duelk, Andrew Adamieck.2005.High-Speed Electrical Backplane Transmission Using Duobinary Signaling[J] . IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 53(1):152-160.
Jie Sun, Mike Li, Jan Wilstrup.2002.A demonstration of deterministic jitter (DJ) deconvolution[C].IEEE Instrumentation and Measurement Technology Conference(IMTC).
Jihong Ren, Haechang Lee, Brian Leibowitz et al.2007.Performance Comparison of Edge-based Equalization and Data-based Equalization for Transmitter and Receiver[C].DesignCon 2007.
Jri LEE, Ming-Shuan Chen, Huai-De Wang.2008.Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4 and NRZ data[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS, 43(9):2120-2133.
Kyung Suk Oh,Frank Lambrecht,Sam Chang et al.2008.Accurate System Voltage and Timing Marging Simulation in High-Speed I/O System Designs[J].IEEE Transactions on Advanced Packaging,31(4):722-730.
K-micro.2011.面向XGPON1 OLT的CDR SerDes PHY可用于ASIC集成并当作独立芯片使用[DB/OL].http://www.prnasia.com/pr/2011/04/18/110353821.shtml.
Kuo A, Rosales R, Farahmand T et al.2005.Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects[J] . IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 54(5):1800:1810.
Lattice.2002.SERDES Test Chip Jitter Prelininary Technical Note TN1032[DB/OL].http://www.msc-ge.com/download/lattice/files/tn1032.pdf.
LeCory.2011.WaveMaster 8 Zi-A Oscilloscopes World's Highest Bandwidth Real-time Oscilloscope with Superior Performance[DB/OL].http://www.lecroy.com/Oscilloscope/Oscillosco-peSeries.aspx? mseries=329&ref=home.
Marcu M, Durbha S,Gupta S.Duty-Cycle Distortion and Specifications for Jitter Test-Signal Generation[C].IEEE International Symposium on Electromagnetic Compatibility, EMC 2008.
Mike Peng Li著,李玉山等译.2009.高速系统设计——抖动、噪声和信号完整性[M].北京:电子工业出版社。
Mike Li, Jan Wilstrup, Ross Jessen et al.1999.A New Method for Jitter Decomposition Through Its Distribution Tail Fitting[C].IEEE Interational Test Conference (ITC).
Natasa Blitvic.2007.Channel Coding for High Speed Links[D] .Massachusetts Institute of Technology.
Nelson Ou, Touraj Farahmand,Andy Kuo et al.2004.Jitter Models for the Design and Test of Gb/s-Speed Serial Interconnects [J].Design & Test of Computers, 21(4):302-313.
PCI-SIG.2004.PCI Express Jitter Modeling, Rev 1.0[S]. Ransom Stephens.2007.Jitter 360o Knowledge Series Part 3: All About the Acronyms:RJ,DJ,DDJ,ISI,DCD,PJ,SJ,….
Rick.2007.信号速率急速上升,信号完整性标准何时出现?[DB/OL].http://www.eet-china.com/ART_8800459819_640279_NT_2922614c.HTM.
Shu Lin,Daniel J.Costello著,晏坚等译.2007.差错控制编码(第2版)[M].北京:机械工业出版社.
Sowmya S.Luckor.2001.Introduction to 10 Gigabit 64b/66b (Clause 49), Diagrams from IEEE P802.3ae/D3.2[R].
Tektronix Inc.1999.Understanding and Characterizing Timing Jitter[DB/OL].http://www.tek.com/Measurement/scopes/jitter/55W_16146_1.pdf.
Timothy D.Lyons.Complete testing of receiver jitter tolerance[C].Test Conference (ITC), 2010 IEEE International.
Wikipedia.2011.4B5B[DB/OL].http://en.wikipedia.org/wiki/4B5B.
Wikipedia.2011.8b/10b encoding[DB/OL].http://en.wikipedia.org/wiki/8B10B.
Wikipedia.2011.64b/66b encoding[DB/OL].http://en.wi kipedia.org/wiki/64b/66b_encoding.
Wikipedia.2011.Pseudorandom binary sequence[DB/OL].http://en.wikipedia.org/wiki/PRBS.
Wikipedia.2011.Maximum length sequence[DB/OL].http://en.wikipedia.org/wiki/N-sequence.
Xilinx.2005.轻松实现高速串行I/O[DB/OL].http://china.origin.xilinx.com/china/documentation/books/serialio/serialio-ch3_cn.pdf.
Xilinx.2010.赛灵思全球首演内置28Gb/s收发器的Virtex-7 HT系列支持下一代100-400Gb/s通信系统应用[DB/OL].http://china.xilinx.com/china/ch_prs_rls/2010/Virtex-7HT.htm.
Yu Chang, Dan Oh, and Chris Madden.2008.Jitter Modeling in Statistical Link Simulation[C].IEEE International Symposium on Electromagnetic Compatibility.18-22 Aug2008 1-4.
Y. Cai, S.A. Werner, G.J. Zhang,et al.2002.Jitter Testing for Multi-Gigabit Backplane SerDes-Techniques to Decompose and Combine Various Types of Jitter[C].International Test Conference 2002.
Y. Cai, Bernd Laquai, Kent Luehman2002.Jitter testing for gigabit serial communication transceivers[J].Design & Test of Computers, IEEE,19(1):66-74.