一种高速串行的FPGA间数据传输方法

详细信息    查看全文 | 推荐本文 |

英文篇名：A high-speed serial data transmission method among multiple FPGA chips 作者：李晋华 ; 白鹏 ; 卢光献 英文作者：LI Jin-hua;BAI Peng;LU Guang-xian;Graduate College,Air Force Engineering University;Department of Basic ,Air Force Engineering University;Computer Institute,Xidian University; 关键词：原型验证 ; FPGA ; AXI ; 高速串行总线 英文关键词：prototype verification;;FPGA;;AXI;;the high-speed serial bus 中文刊名：GWDZ 英文刊名：Electronic Design Engineering 机构：空军工程大学研究生院;空军工程大学基础部;西安电子科技大学计算机院; 出版日期：2019-03-20 出版单位：电子设计工程 年：2019 期：v.27;No.404 语种：中文; 页：GWDZ201906034 页数：5 CN：06 ISSN：61-1477/TN 分类号：153-157

摘要

针对多FPGA芯片验证系统中FPGA端口资源有限的问题,提出了一种基于AXI总线协议的多FPGA片间总线传输方法。首先将所需传输的数据整合到AXI总线上,然后采用高速串行总线对数据进行传输,最后搭建FPGA的原型验证平台,通过vivado软件对传输数据进行分析,实现了多片FPGA间数据的高速传输。该方法不仅克服了FPGA原型验证系统中I/O端口有限的瓶颈,而且可支持任何厂家的FPGA片间传输,具有很强的工程实践性。
        Based on the problem of the limited FPGA port resources in multi-FPGA chip verification system,this paper proposes a bus data transmission method based on AXI. First,it integrates the data to be transferred into the AXI bus. Then the high-speed serial bus is used to transmit the data. Finally,by building FPGA prototype verification platform and analysing transmission data using vivado software,this method realizes the fast transmission of data among multiple FPGA chips. It can not only overcome the bottleneck of limited I/O ports in FPGA prototype verification system,but also can support FPGA inter-chip transmission of any manufacturer. At the same time,it has strong engineering practicality.

引文

[1]程翼胜.SOC芯片FPGA原型的软硬件协同验证[J].单片机与嵌入式系统应用,2017(11):7-11.
    [2]LUO Hong-yin,WEI Shao-jun,CHEN De-ming,et al. Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors[J]. Journal of Parallel and Distributed Computing,2014,74(9):2818-2830.
    [3]肖春华,黄樟钦,李达.一种面向高性能计算的多FPGA互联结构及划分方法[J].计算机应用研究,2015,32(1):150-153.
    [4]陈杰,潘晋孝,刘宾.基于多FPGA的高度尺寸测量系统设计[J].电视技术,2014,38(23):188-191.
    [5]徐潮.多FPGA原型验证平台关键模块的设计与实现[D].长沙:国防科学技术大学,2015.
    [6]XilinxAXIChip2Chip[EB/OL].http://www.xilinx.com/products/intelectual-property/axi-chip2chip.htm.
    [7]马飞,刘琦,包斌.基于FPGA的AXI4总线时序设计与实现[J].嵌入式技术,2015,41(6):13-16.
    [8]闫启政,李斌,沈贵元.一种基于AMBA总线的SoC硬件加速器设计[J].无线电通信技术,2015,41(1):71-73.
    [9]PAN Guo-teng,LUO Li,OU Guo-dong,et al.Design and verification of a MAC controller based on AXI bus[C]//Proceeding of the 3rd International Conference on Intelligent System Design and Engineering Applications.Washingdon D.C.,USA:IEEE Press,2013:558-562.
    [10]胡文彬,吴剑旗,洪一.多FPGA验证平台引脚限制的解决方案[J].合肥工业大学学报:自然科学板,2010,33(10):1520-1522.
    [11]李剑.优化的ARM总线AXI-AHB-APB架构[J].电子科学技术,2014,1(1):7-11.
    [12]易清明,曾杰麟,石敏.支持流水传输的AXI4主机转换接口设计[J].计算机工程,2016,42(4):308-312.
    [13]S Y Hwang,D S Kang,H J Park. Implementation of a self-motivated arbitration scheme for the mul?tilayer AHB busmatrix[J]. IEEE Transactions on Very Large Scale Integration Systems,2010,18(5):818-830.
    [14]张鹏,樊晓桠,黄小平.基于总线访问的片上调试方法研究[J].计算机测量与控制,2014,22(2):511-512.
    [15]韩进,秦宏超,刘锴. AXI4总线的USB2.0设备控制器IP核设计[J].单片机与嵌入式系统,2017(1):47-51.
    [16]冯凌霄,张冰.基于FPGA的SoC原型验证方法研究[J].电子设计工程,2014,22(16):44-46.