用于高压ESD防护的高维持电流SCR器件

详细信息    查看全文 | 推荐本文 |

英文篇名：A High Holding Current SCR (HHI-SCR) for High Voltage ESD Protection 作者：肖家木 ; 乔明 ; 齐钊 ; 梁龙飞 ; 曹厚华 英文作者：XIAO Jiamu;QIAO Ming;QI Zhao;LIANG Longfei;CAO Houhua;State Key Laboratory of Electronic Thin Films and Integrated Device,UESTC;Institute of Electronic and Information Engineering of UESTC in Guangdong,UESTC; 关键词：ESD防护 ; SCR ; 高维持电流 ; 闩锁效应 英文关键词：ESD protection;;SCR;;high holding current;;latch up effect 中文刊名：DYFZ 英文刊名：Electronics & Packaging 机构：电子科技大学电子薄膜与集成器件国家重点实验室;电子科技大学广东电子信息工程研究院; 出版日期：2019-05-20 出版单位：电子与封装 年：2019 期：v.19;No.193 基金：国家自然科学基金(61674027);; 四川省应用基础研究项目(18YYJC0482);; 广东省自然科学基金(2016A030311022);; 中央高校基本科研业务费(ZYGX2016J210) 语种：中文; 页：DYFZ201905011 页数：4 CN：05 ISSN：32-1709/TN 分类号：47-50

摘要

静电释放(ESD)是指电荷在两个电势不等的物体之间转移的物理现象,它存在于人们日常工作生活的任意环节。随着集成电路特征尺寸不断减小、集成度不断增高,芯片对ESD也变得越来越敏感。为了用尽可能小的版图面积来实现ESD防护,利用晶闸管结构(SCR)来实现集成电路的ESD防护已成为当下的研究热点。但传统SCR的维持电压和维持电流都很低,若直接将其应用于电源ESD防护则会导致严重的闩锁效应(latch-up)。基于高维持电流设计窗口,提出一种可用于15 V电路的抗闩锁SCR器件,并通过混合仿真验证了该器件的有效性。
        Electro-static discharge(ESD) is a physical phenomenon of charge transfer between two bodies with different potentials. It exists in any part of human's daily life and work. As the feature size of IC is decreasing and the integration is increasing, the chips are becoming more and more sensitive to ESD. In order to achieve the ESD protection with the possible smallest layout area, applying silicon control rectify(SCR) to achieve ESD protection of ICs has become a research hotspot. However, the holding voltage and holding current of traditional SCR are very low. If it is applied directly to ESD protection of power supply, it will lead to severe latch up effect. Based on high holding current design window, a kind of latch-up free SCR device for 15 V circuit is proposed, and the effectiveness of this device is verified by a mixed simulation.

引文

[1] Hu T, Dong S, Jin H, et al. A double snapback SCR ESD protection scheme for 28 nm CMOS process[J]. Microelectronics Reliability, 2018, 84:20-25.
    [2] Song B B, Do K I, Koo Y S. SCR-based ESD protection using a penta-well for 5 V applications[J]. IEEE Journal of the Electron Devices Society, 2018, PP(99):1-1.
    [3] Semenov O, Sarbishaei H, Sachdev M. ESD protection device and circuit design for advanced CMOS technologies[M]. Springer Science&Business Media B V, 2008.
    [4]祁树锋,杨洁,刘红兵,等. ESD对微电子器件造成潜在性失效的研究综述[J].军械工程学院学报, 2006, 18(5):27-31.
    [5] Issaq Memll. ESD design methodology[C]. Proceedings of the EOS/ESD Symposium, 1993:233-237
    [6]毕秀文.高压集成电路的ESD防护器件设计与研究[D].无锡:江南大学, 2016.
    [7] Hou F, Liu N, Liu J, et al. A novel dual-SCR ESD protection structure in 0. 35μm Si Ge Bi CMOS process[C]. IEEE International Nanoelectronics Conference. IEEE, 2016:1-2.
    [8] Lin C Y, Chen C Y. Resistor-triggered SCR device for ESD protection in high-speed I/O interface circuits[J]. IEEE Electron Device Letters, 2017, 38(6):712-715.
    [9] Loayza J, Guitard N, Allard B, et al. Simulation,characterization and implementation of a new SCR-based device with a turn-off capability for EOS-immune ESD power supply clamps in advanced CMOS technology nodes[J]. Microelectronics Reliability, 2018, 85:176-189.
    [10] Chen W Y, Ker M D, Jou Y N, et al. Source-side engineering to increase holding voltage of LDMOS in a0.5-m 16-V BCD technology to avoid latch-up failure[C].IEEE Proceedings of 16th IPFA, 2009:41-44.
    [11] Won J I, Shin S, Ha K Sa, et al. The novel SCR-based ESD protection device with high holding voltage[C]. Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, 2009:1779-1782.
    [12] Mergens M P J, Russ C C, Verhaege K G, et al. High holding current SCRs(HHI-SCR)for ESD protection and latch-up immune IC operation[J]. Microelectronics Reliability, 2003, 43(7):10-17.
    [13]梁海莲.集成电路高压ESD防护器件的研究[D].无锡:江南大学, 2014.