Geometrical effects of 20 nm nano-scaled devices integrated with layout patterns are studied.
Recessed depths of hallow trench isolation (STI) and area of dummy oxide definition are considered.
Stress impacts on mobility gains of a short channel are estimated.
Stress components of the Si channel are acquired by using 3D process-oriented simulations.
STI recessed depth of present layouts is unfavorable to mobility enhancements.