Novel RICO algorithm that exhibits repetitive iteration to reduce the implementation complexity.
Implementation of a low power RICO architecture.
Proposal of high quality DCT architecture (DA-RICO) that requires only three RICO units.
Post-synthesis results using Synopsys tool showing significantly improved design metrics over the existing CORDIC architectures.