Nanoscale strain characterisation for ultimate CMOS and beyond
详细信息    查看全文
文摘
Strain engineering is used to maintain Moore's Law in scaled CMOS devices and as a technology booster for More-than-Moore devices in the nanoelectronics era. Strain is crucial because of its ability to increase electron and hole mobilities in Si. However, accurate correlations between electrical performance and strain measurements are needed to enable the necessary feedback between materials, processing and devices to achieve best possible solutions. In this work, we outline new methods for sensitive 3D profiling of strain on a nanoscale. High-resolution vertical and lateral strain profiles applicable to both global (biaxial) and process-induced (uniaxial) strained Si devices are demonstrated. Raman spectroscopy is pushed to its present limit for precise analysis of strain in small geometry devices, including the use of tip-enhanced Raman spectroscopy (TERS) to improve the spatial resolution further. TERS maps are compared with atomic force microscopy data collected simultaneously and show that variations in surface morphology correlate directly with strain in the epitaxial layers. Sub-nm strain profiling is applied to strained Si and SiGe MOSFET channels. Strain is profiled across patterned uniaxial strained-Si-on-insulator structures and analysed in bended nanowire transistors. Finally strain is investigated across the channel regions of electrically measured SiGe p-MOSFETs. Good agreement between nanoscale strain measurements and finite element modelling is demonstrated. Sample preparation is included in the analysis and genuine effects of processing are investigated.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700