Multi-level design space exploration for Multiprocessor Systems-on-Chip (MPSoC). Design exploration at the functional and transactional level. Integration of runtime power optimization in the design flow. A simulation time of less 1 s at the functional level and 160–190 s at the transactional level. An average error of 1.59% of the transactional level results compared to physical implementations.