Low temperature processed (<150 °C) sol-gel ZnO is employed as ETL in PSCs.
Double layered ZnO ETL with 45 nm thickness is found to be the optimum value.
ZnO ETL (45 nm) results in less trap states and reduced recombination.
Devices with optimized ZnO ETL exhibits superior charge transport properties.