We have performed automatic discrete nominal sizing of 14nm FinFET-based logic cells
The impact of global and local process variations on logic cells for FinFETs using TCAD and PTM models has been studied
The influence of TDDB on cell performance has been studied