Variability is a strong limitation for sub and near-threshold digital CMOS.
Variability moves the minimum energy point towards the near-threshold region.
We propose a simple model for assessing the delay-energy trade-off with variability.
The model is validated in a 32 bit adder and a 8 bit multiplier test cases.
We derive an analytical solution of the VDD for minimum energy with variability.