Rewriting Logic is an appealing framework for both the specification and verification of systems. Verification techniques strongly depend on the underlying concurrency model. Implementation decisions can have a strong impact on the performance of the analysis tools.