A novel two level radiation protection FDIR methodology is presented. The lower level FDIR consists of a hierarchy of current limiters and watchdog timers. A flash-based FPGA is used to give more design flexibility and increase reliability. A 3D stacked approach is used to increase reliability and minimize size and mass. Fault tolerance analysis shows robustness against Single Event Effects.