Efficient hardware implementations of normal basis multipliers.
A structural VLSI implementation of XOR tree in the multipliers.
An optimized 4-input XOR logic gate used in XOR trees of multipliers is presented.
The proposed XOR–AND circuit is more compact than a cascade structure.