Development of an FPGA-based fault emulation system for evaluation of RFID tags. Carrying out of SEU and SET faults campaign on UHF tags. Identification of sensitive tag parts causing failures and security concerns. Deriving of suitable design actions for low-cost RFID security improvement.