A versatile hardware architecture for a constant false alarm rate processor based on a linear insertion sorter

详细信息    查看全文

• 作者：Roberto Perez-Andrade ; René ; Cumplido ; Claudia Feregrino-Uribe ; Fern ; o Martin Del Campo
• 关键词：CFAR processor ; Software defined radar ; Hardware architecture
• 刊名：Digital Signal Processing
• 出版年：2010
• 出版时间：December 2010
• 年：2010
• 卷：20
• 期：6
• 页码：1733-1747
• 全文大小：794 K

文摘

Constant False Alarm Rate (CFAR) algorithms are used in digital signal processing applications to extract targets from background in noisy environments. Some examples of applications are target detection in radar environments, image processing, medical engineering, power quality analysis, features detection in satellite images, Pseudo-Noise (PN) code detectors, among others. This paper presents a versatile hardware architecture that implements six variants of the CFAR algorithm based on linear and nonlinear operations for radar applications. Since some implemented CFAR algorithms require sorting the input samples, a linear sorter based on a First In First Out (FIFO) schema is used. The proposed architecture, known as CFAR processor, can be used as a specialized module or co-processor for Software Defined Radar (SDR) applications. The results of implementing the CFAR processor on a Field Programmable Gate Array (FPGA) are presented and discussed.