At System Level, interconnect PV delay is not ignorable anymore (9% of total delay). Clock skew represents 32% of total NoC delay for synchronous NoCs at System Level. Throughput reduction for asynchronous NoC is less than half that of synchronous NoC. Asynchronous design can better adapt to PV as compared to synchronous design. Technology scaling perf. variation of System-Level is similar to Circuit analysis.