Model estimates the longitudinal and transverse axial stress in partially embedded nanowires.
Incorporation of both the substrate- and process-induced stress.
Step-by-step stress engineering in nanowire FET by controlling the fractional insertion.
Analysis of the role of high-k gate-oxides as stressors.
Possible to achieve equal level of electron and hole mobility.