A heuristic-based voltage assignment algorithm is proposed for accuracy and CPU time balance.
Virtual LSs are assigned in the netlist to reserve the required deadspace for LS placement.
Voltage assignment and LS placement are operated iteratively to satisfy timing and physical constraints.
The proposed algorithms are integrated into a highly efficient floorplanning algorithm for fast design convergence.