Static and dynamic gate bias stresses are imposed on dual gate InGaZnO TFTs.
Top-gate NBIS operation exhibits on-state current increases without VT shift.
The degradation behavior of top-gate NBIS is due to hole-trapping in the ESL.
The degradation is dependent on the frequency of the top gate pulses.
The VT shift increases with decreasing frequency of the top gate pulses.