Improved Architecture for Tag Matching in Cache Memory Coded with Error Correcting Codes

详细信息    查看全文

• 作者：Mary Francy Joseph^a ; Anith Mohan^b ;
• 关键词：Error correcting codes ; hamming distance ; cache memory ; soft errors
• 刊名：Procedia Technology
• 出版年：2016
• 出版时间：2016
• 年：2016
• 卷：25
• 期：Complete
• 页码：544-551
• 全文大小：437 K

文摘

Cache memories serve as accelerators to improve the performance of modern microprocessors. Caches are vulnerable to soft errors because of technology scaling. So it is important to provide protection mechanisms against soft errors. Tag comparison is critical in cache memories to keep data integrity and high hit ratio. Error correcting codes (ECC) are used to enhance reliability of memory structures. The previous solution for cache access is to decode each cache way to detect and correct errors. In the proposed architecture ECC delay is moved to the non-critical path of the process by directly comparing the retrieved tag with the incoming new information which is encoded as well, thus reducing circuit complexity. For the efficient computation of hamming distance, butterfly weight accumulator is proposed to reduce latency and complexity further. The proposed architecture checks whether the incoming data matches the stored data. The proposed architecture reduces the latency and hardware complexity compared with the most recent implementation.