Numerical and experimental study of thermal behavior of 3D TSV IC package is made.
SiO2 layer plays a great effect on the effective thermal conductivities of TSV chip.
Chip junction temperature of 3D TSV IC package highly depends on power setting.
Uniform power setting is ineffective for temperature prediction of very thin chips.
Material and area of interposer are the factors most affecting thermal performance.