nk rel="schema.DC" href="http://purl.org/DC/elements/1.0/" />name="dc.Title" content="High-Speed Planar GaAs Nanowire Arrays with fmax > 75 GHz by Wafer-Scale Bottom-up Growth" />name="dc.Creator" content="Xin Miao" />name="dc.Creator" content="Kelson Chabak" />name="dc.Creator" content="Chen Zhang" />name="dc.Creator" content="Parsian K. Mohseni" />name="dc.Creator" content="Dennis Walker, Jr." />name="dc.Creator" content="Xiuling Li" />name="dc.Subject" content="Bottom-up; VLS; nanowire; III鈭扸; transistor; VLSI" />name="dc.Description" content="Wafer-scale defect-free planar III鈥揤 nanowire (NW) arrays with 鈭?00% yield and precisely defined positions are realized via a patterned vapor鈥搇iquid鈥搒olid (VLS) growth method. Long and uniform planar GaAs NWs were assembled in perfectly parallel arrays to form double-channel T-gated NW array-based high electron mobility transistors (HEMTs) with DC and RF performance surpassing those for all field-effect transistors (FETs) with VLS NWs, carbon nanotubes (CNTs), or graphene channels in-plane with the substrate. For a planar GaAs NW array-based HEMT with 150 nm gate length and 2 V drain bias, the on/off ratio (ION/IOFF), cutoff frequency (fT), and maximum oscillation frequency (fmax) are 104, 33, and 75 GHz, respectively. By characterizing more than 100 devices on a 1.5 脳 1.5 cm2 chip, we prove chip-level electrical uniformity of the planar NW array-based HEMTs and verify the feasibility of using this bottom-up planar NW technology for post-Si large-scale nanoelectronics." />name="dc.Description" content="" />name="dc.Publisher" content="American Chemical Society" />name="dc.Date" scheme="WTN8601" content="December 22, 2014" />name="dc.Type" content="rapid-communication" />name="dc.Format" content="text/HTML" />name="dc.Identifier" scheme="doi" content="10.1021/nl503596j" />name="dc.Language" content="EN" />name="dc.Coverage" content="world" />name="keywords" content="Bottom-up, VLS, nanowire, III鈭扸, transistor, VLSI" />name="MSSmartTagsPreventParsing" content="true"/>
nk rel="meta" type="application/atom+xml" href="http://dx.doi.org/10.1021%2Fnl503596j"/>
nk rel="meta" type="application/rdf+json" href="http://dx.doi.org/10.1021%2Fnl503596j"/>
nk rel="meta" type="application/unixref+xml" href="http://dx.doi.org/10.1021%2Fnl503596j"/>
nk href="/templates/jsp/style.css" rel="stylesheet" type="text/css" />
nk href="/templates/jsp/_style2/style.css" rel="stylesheet" type="text/css" />
nk rel="SHORTCUT ICON" href="/templates/jsp/_style2/_achs/favicon.ico" />
nk rel="stylesheet" type="text/css" media="print" href="/templates/jsp/_style2/_achs/css/atypon-print.css" /> ntent='121948137886736' property='fb:app_id' />
Wafer-scale defect-free planar III鈥揤 nanowire (NW) arrays with 鈭?00% yield and precisely defined positions are realized via a patterned vapor鈥搇iquid鈥搒olid (VLS) growth method. Long and uniform planar GaAs NWs were assembled in perfectly parallel arrays to form double-channel T-gated NW array-based high electron mobility transistors (HEMTs) with DC and RF performance surpassing those for all field-effect transistors (FETs) with VLS NWs, carbon nanotubes (CNTs), or graphene channels in-plane with the substrate. For a planar GaAs NW array-based HEMT with 150 nm gate length and 2 V drain bias, the on/off ratio (ION/IOFF), cutoff frequency (fT), and maximum oscillation frequency (fmax) are 104, 33, and 75 GHz, respectively. By characterizing more than 100 devices on a 1.5 脳 1.5 cm2 chip, we prove chip-level electrical uniformity of the planar NW array-based HEMTs and verify the feasibility of using this bottom-up planar NW technology for post-Si large-scale nanoelectronics.