Dual-mode gain control for a 1?V CMOS hearing aid device with enhanced accuracy and energy-efficiency
详细信息 查看全文
- 作者：Fanyang Li (1)
Haigang Yang (1) yanghg@mail.ie.ac.cn
Fei Liu (1)
Tao Yin (1)
Xiaoyu Wang (12) - 关键词：Dual mode gain control – Energy ; efficiency – Hearing aid
- 刊名：Analog Integrated Circuits and Signal Processing
- 出版年：2012
- 出版时间：August 2012
- 年：2012
- 卷：72
- 期：2
- 页码：495-504
- 全文大小：892.4 KB
- 参考文献：1. Gata, D. G., et al. (2002). A 1.1 V 270 μA mixed-signal hearing aid chip. IEEE J Solid-State Circuit, 37(12), 1670–1678.
2. Silva-Martinez, J., Solis-Bustos, S., & Schellenberg, M. (1999). A CMOS hearing aid device. Analog Integrated Circuit and Signal Processing, 21, 163–172.
3. Baker, M. W., & Sarpeshkar, R. (2006). Low-power single-loop and dual-loop AGCs for bionic ears. IEEE Journal of Solid-State Circuit, SC-41(9), 1983–1996.
4. Serra-Graells, F., & Huertas, J. L. (2005). Low voltage CMOS sub threshold log amplification and AGC. IEE Proceedings Circuits, Devices and Systems 152(1), 61–70.
5. Hauptmann, J., Dielacher, F., & Steiner, R. (1992). A Low-noise amplifier with automatic gain control and anti-clipping control in CMOS technology. IEEE Journal of Solid-State Circuit, SC-27(7), 974–981.
6. Kim, S., Lee, J.-Y., Song, S.-J., & Cho, N. (2006). An energy-efficient analog front-end circuit for a sub-1 V digital hearing aid. IEEE Journal of Solid-State Circuit, SC-41(4), 876–882.
7. Deligoz, I., & Naqvi, S. R. (2011). A MEMS-based power-scalable hearing aid analog front end. IEEE Transaction on Biomedical Circuit and System, 5(3), 201–213.
8. Naqvi, S. R. (2011). Fully differential difference amplifier based microphone interface circuit and an adaptive signal to noise ratio analog front end for dual channel digital hearing aids. Dissertation Presented for the Degree Doctor of Philosophy.
9. IEC (1983) Hearing aids with automatic gain control circuits Technical Report 118-2. Geneva: IEC.
10. Azzolini, C. (2008). A 1-V CMOS Audio amplifier for low cost hearing aids. In Proceedings of 15th, IEEE international conference on electronics, circuit and systems, pp. 562–565.
11. Zhak, S. M., & Baker, M. W. (2003). A low-power wide dynamic range envelop detector. IEEE Journal of Solid-State Circuit, SC-38(10), 1750–1753.
12. Sarpeshkar, R., Baker, M., Salthouse, C., Sit, J. J., Turicchia, L., & Zhak, S. (2005). An analog bionic ear processor with zero-crossing detection. Proceedings of ISSCC, San Francisco, 4(2), 78–79.
13. Panagiotopulos, D. A., Newcomb, R. W., & Singh, S. K. (2000). A current-mode exponential amplifier. IEEE Transaction on Circuits and Systems II, Analog and Digital Signal Processing, 47(6) 548–551.
14. Serra-Graells, F. (2000). VLSI CMOS low-voltage log companding filters. Proceedings of IEEE International Symposium on Circuit and Systems, 1: 172–175.
15. Floru, F. (1999). Attack and release time constants in RMS-based feedback compressors. Journal of Audio Engineering Society, 47(10), 788–804.
16. Zou, X., & Lian, Y. (2009). A 1-V 450 nW Fully integrated programmable biomedical sensor interface chip. IEEE Journal of Solid-State Circuit, SC-44(4), 1067–1077.
17. Sarpeshar, R., Delbruck, T., & Mead, C. (1993). White noise in MOS transistors and resistors. IEEE Circuit and Devices Magazine, 9(6), 23–29.
18. Pickles, J. O. (1988). Introduction to the physiology of hearing (2nd ed.). New York: Academic Press.
19. Kim, M. G., Ahn, G.-C., & Hanumolu, P. K. (2008). A 0.9 V 92 dB double-sampled switched-RC delta-sigma audio ADC. IEEE Journal of Solid-State Circuit, SC-43(5), 1195–1206. - 作者单位：1. Institute of Electronics, Chinese Academy of Sciences, Beijing, China2. Graduate University of the Chinese Academy of Sciences, Beijing, China
- ISSN：1573-1979
文摘
A dual-mode gain control (DMGC) technique is presented for accurate and energy-efficient pre-amplification in the front-end system of a hearing aid chip. Compared with the conventional automatic gain control (AGC) approach, the DMGC approach is characterized by an amplification switching mechanism between the pro-linearity discrete gain setting mode and the energy-efficient AGC mode. Thus, the total harmonic distortion (THD) should be significantly improved without incurring any degradation concerning other performances parameters (e.g. gain, noise and power consumption). In order to further enhance the system power efficiency, a self current-adapting (SCA) circuit design technique is proposed. Such SCA circuits are capable of automatically adjusting the bias current in accordance with the sound level. A prototype chip was designed with a 0.13 μm standard CMOS process and tested with 1 V supply voltage. The measurement results show that, for a typical output level of 500 mVp-p, the THD is somewhere below ?64 dB, achieving approximately ten times reduction compared to the previously reported works. The power consumption of less than 45 μW has also been obtained. In addition, the typical input referred noise is only 2 μVrms and the maximum gain attainable is up to 39 dB.