文摘
A four quadrant analog multiplier is proposed in this paper. It is using body-driven MOSFETs operating in subthreshold region. In essence, the subthreshold approach is too susceptible to PVT variations. However, these effects have been intrinsically mitigated by the log/antilog characteristics and enable the realization of current-mode multiplication function in simple and power efficient way at the same time. The multiplier is designed in CMOS 0.18 µm 1P6 M process technology. It occupies an active area of 250 µm2 and consumes 0.698 µW from ± 0.3 V voltage supply. The results are in agreement with the theory under different conditions.