参考文献:[1]C. Lee et al., IEEE J. Solid-State Circuit 46, 97 (2011).View Article [2]D. Kang, K. Lee, S. Seo, S. Kim, J. S. Lee, D. S. Bae, D. H. Li, Y. Hwang and H. Shin, IEEE Electron Device Lett. 34, 1139 (2013).View Article ADS [3]X. D. Huang, J. K. O. Sin and P. T. Lai, IEEE Electron Device Lett. 34, 499 (2013).View Article ADS [4]S. K. Ray, D. Panda and R. Aluguri, J. Exp. Nanosci. 8, 389 (2013).View Article [5]K. J. Baeg, M. G. Kim, C. K. Song, X. Yu, A. Facchetti and T. J. Marks, Adv. Mater. 26, 7170 (2014).View Article [6]M. C. Lee and H. Y. Wong, J. Nanosci. Nanotechnol. 14, 4799 (2014).View Article [7]A. Arreghini, G. S. Kar, G. V. Bosch and J. V. Houdt, IEEE Electron Device Lett. 34, 632 (2013).View Article ADS [8]D. H. Kim, S. Park, Y. Seo, T. G. Kim, D. M. Kim and I. H. Cho, J. Semicond. Technol. Sci. 12, 449 (2012).View Article [9]M. K. Kim, R. Sundararaman, S. Tiwari and J. W. Lee, J. Nanosci. Nanotechnol. 12, 423 (2012).View Article [10]S. M. Joe, M. K Jeong, B. S. Jo and K. R. Han, IEEE Trans. Electron Devices 59, 3568 (2012).View Article [11]B. Kaczer, M. Toledano-Luque, W. Goes, T. Grasser and G. Groeseneken, Microelectron. Eng. 109, 123 (2013).View Article [12]M. C. Chen, C. Y. Lin, B. Y. Chen and C. H. Lin, IEEE Electron Device Lett. 33, 591 (2012).View Article ADS [13]Y. H. Tseng, W. C. Shen and C. J. Lin, J. Appl. Phys. 111, 073701 (2012). [14]B. C. Wang, S. L. Wu, C. W. Huang, C. Y. Wu, Y. M. Lin, K. H. Lee, O. Cheng, P. C. Huang and S. J. Chang, Jpn. J. Appl. Phys. 52, 04CC24 (2013). [15]A. Ghetti, S. M. Amoroso and A. Mauri, IEEE Trans. Electron Devices 59, 309 (2012).View Article ADS [16]H. M. An, H. D. Kim and T. G. Kim, Mater. Res. Bull. 48, 5084 (2013).View Article [17]C. Sandhya, A. B. Oak, N. Chattar and U. Ganguly, IEEE Trans. Electron Devices 57, 1548 (2010).View Article ADS [18]T. C. Chen, T. C. Chang, T. Y. Hsieh, W. S. Lu, F. Y. Jian, C. T. Tsai, S. Y. Huang and C. S. Lin, Appl. Phys. Lett. 99, 022104 (2011).View Article ADS [19]M. C. Lee and H. Y. Wong, IEEE Electron Device Lett. 60, 3256 (2013).View Article [20]D. H. Kim et al., Jpn. J. Appl. Phys. 49, 084301 (2010). [21]G. H. Park and W. J. Cho, Appl. Phys. Lett. 96, 043503-1 (2010).
作者单位:Kyoung Wook Koh (1) Dong Hun Kim (1) Ju Tae Ryu (1) Tae Whan Kim (1) Keon-Ho Yoo (2)
1. Department of Electronics and Computer Engineering, Hanyang University, Seoul, 133-791, Korea 2. Department of Physics and Research Institute for Basic Sciences, Kyung Hee University, Seoul, 130-701, Korea
刊物主题:Physics, general; Theoretical, Mathematical and Computational Physics; Particle and Nuclear Physics;
出版者:Springer Netherlands
ISSN:1976-8524
文摘
The deterioration of the electrical characteristics of charge trap flash (CTF) memories with a silicon-oxide-nitride-oxide-silicon (SONOS) structure due to the charge traps in the oxide layers attributed to the random trapping and detrapping processes was investigated. Simulation results for the CTF memories showed that the threshold voltage shift was decreased by the charge trapped in the oxide layers in the SONOS structure and that the charge trapped in the blocking oxide had more significant effects than that trapped in the tunneling oxide. The degradation effects of the charge trapped in the blocking oxide on the electrical characteristics of the CTF memories were clarified by examining the vertical electric field in the device.