Profiling and annotation combined method for multimedia application specific MPSoC performance estimation
详细信息    查看全文
  • 作者：Kai Huang (1)
    Xiao-xu Zhang (1)
    Si-wen Xiu (2)
    Dan-dan Zheng (1)
    Min Yu (1)
    De Ma (3)
    Kai Huang (4)
    Gang Chen (4)
    Xiao-lang Yan (1)

    1. Institute of VLSI Design     ; Zhejiang University ; Hangzhou ; 310027 ; China
    2. College of Optical and Electronic Technology     ; China Jiliang University ; Hangzhou ; 310018 ; China
    3. Microelectronics CAD Center     ; MOE Key Lab of RF Circuits and Systems ; Hangzhou Dianzi University ; Hangzhou ; 310018 ; China
    4. Department of Informatics VI     ; Technical University Munich ; Garching ; 85748 ; Germany
  • 关键词：MPSoC ; Gradual refinement ; Native simulation ; Performance estimation ; Profiling ; Annotation ; Gcov ; TP36 ; TN47
  • 刊名：Journal of Zhejiang University - Science C
  • 出版年：2015
  • 出版时间：February 2015
  • 年：2015
  • 卷：16
  • 期：2
  • 页码：135-151
  • 全文大小：1,177 KB
  • 参考文献：1. ARM, 2003. AMBA Axi Protocol Specification v1.0.
    2. Benini, L., Bertozzi, D., Bogliolo, A., / et al., 2005. MPARM: exploring the multi-processor SoC design space with SystemC. / J. VLSI Signal Process. Syst. Signal Image Video Technol., 41(2):169鈥?82. [doi:10.1007/s11265-005-6648-1] CrossRef
    3. Ces谩rio, W.O., Nicolescu, G., Gauthier, L., / et al., 2001. Colif: a design representation for application-specific multiprocessor SoCs. / IEEE Des. Test Comput., 18(5):8鈥?0. [doi:10.1109/54.953268] CrossRef
    4. C-SKY Microsystems, 2013. Ck803 Introduction. Available from http://www.c-sky.com.
    5. Filho, S.J., Aguiar, A., Marcon, C.A., / et al., 2008. Highlevel estimation of execution time and energy consumption for fast homogeneous MPSoCs prototyping. 19th IEEE/IFIP Int. Symp. on Rapid System Prototyping, p.27鈥?3. [doi:10.1109/RSP.2008.25]
    6. Fummi, F., Martini, S., Perbellini, G., / et al., 2004. Native ISS-SystemC integration for the co-simulation of multi-processor SoC. Proc. Design, Automation and Test in Europe Conf. and Exhibition, p.564鈥?69. [doi:10.1109/DATE.2004.1268905] CrossRef
    7. Gao, L., Karuri, K., Kraemer, S., / et al., 2008. Multiprocessor performance estimation using hybrid simulation. Proc. 45th Annual Design Automation Conf., p.325鈥?30. [doi:10.1145/1391469.1391552] CrossRef
    8. Gerin, P., Guerin, X., P茅trot, F., 2008. Efficient implementation of native software simulation for MPSoC. Proc. Design, Automation and Test in Europe, p.676鈥?81. [doi:10.1109/DATE.2008.4484756]
    9. Gerin, P., Hamayun, M.M., P茅trot, F., 2009. Native MPSoC co-simulation environment for software performance estimation. Proc. 7th IEEE/ACM Int. Conf. on Hardware/Software Codesign and System Synthesis, p.403鈥?12. [doi:10.1145/1629435.1629490]
    10. GNU, 2013. gcov鈥攁 Test Coverage Program. Available from http://gcc.gnu.org/onlinedocs/gcc/Gcov.html.
    11. Han, S.I., Baghdadi, A., Bonaciu, M., / et al., 2004. An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory. Proc. 41st Annual Design Automation Conf., p.250鈥?55. [doi:10.1145/996566.996636] CrossRef
    12. Han, S.I., Chae, S.I., Jarraya, A.A., 2006. Functional modeling techniques for efficient SW code generation of video codec applications. Proc. Asia and South Pacific Design Automation Conf., p.935鈥?40. [doi:10.1109/ASPDAC.2006.1594806]
    13. Han, S.I., Chae, S.I., Brisolara, L., / et al., 2009. Simulinkbased heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation. / Integr. VLSI J., 42(2):227鈥?45. [doi:10.1016/j.vlsi.2008.08.003] CrossRef
    14. Henia, R., Hamann, A., Jersak, M., / et al., 2005. System level performance analysis鈥攖he SymTA/S approach. / IEE Proc.-Comput. Dig. Tech., 152(2):148鈥?66. [doi:10.1049/ip-cdt:20045088] CrossRef
    15. Huang, K., Han, S.I., Popovici, K., / et al., 2007. Simulinkbased MPSoC design flow: case study of Motion-JPEG and H.264. Proc. 44th Annual Conf. on Design Automation, p.39鈥?2. [doi:10.1145/1278480.1278491] CrossRef
    16. Huang, K., Yan, X.L., Han, S.I., / et al., 2009. Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation. / J. Zhejiang Univ.-Sci. A, 10(2):151鈥?64. [doi:10.1631/jzus.A0820085] CrossRef
    17. Huang, K., Haid, W., Bacivarov, I., / et al., 2012. Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications. / ACM Trans. Embed. Comput. Syst., 11(1), Article 8. [doi:10.1145/2146417.2146425] CrossRef
    18. Jerraya, A., Wolf, W., 2004. Multiprocessor Systems-on-Chips. Elsevier.
    19. Jerraya, A.A., Bouchhima, A., Petrot, F., 2006. Programming models and HW-SW interfaces abstraction for multi-processor SoC. 43rd ACM/IEEE Design Automation Conf., p.280鈥?85. [doi:10.1109/DAC.2006.229246]
    20. Karuri, K., Al Faruque, M.A., Kraemer, S., / et al., 2005. Fine-grained application source code profiling for ASIP design. Proc. 42nd Design Automation Conf., p.329鈥?34. [doi:10.1109/DAC.2005.193827]
    21. Keutzer, K., Newton, A.R., Rabaey, J.M., / et al., 2000. System-level design: orthogonalization of concerns and platform-based design. / IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst., 19(12):1523鈥?543. [doi:10.1109/43.898830] CrossRef
    22. Kienhuis, B., Deprettere, E., Vissers, K., / et al., 1997. An approach for quantitative analysis of application-specific dataflow architectures. Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors, p.338鈥?49. [doi:10.1109/ASAP.1997.606839] CrossRef
    23. Kirchsteiger, C.M., Schweitzer, H., Trummer, C., / et al., 2008. A software performance simulation methodology for rapid system architecture exploration. 15th IEEE Int. Conf. on Electronics, Circuits and Systems, p.494鈥?97. [doi:10.1109/ICECS.2008.4674898]
    24. Madl, G., Dutt, N., Abdelwahed, S., 2007. Performance estimation of distributed real-time embedded systems by discrete event simulations. Proc. 7th ACM & IEEE Int. Conf. on Embedded Software, p.183鈥?92. [doi:10.1145/1289927.1289958] CrossRef
    25. Oyamada, M., Wagner, F.R., Bonaciu, M., / et al., 2007. Software performance estimation in MPSoC design. Proc. Asia and South Pacific Design Automation Conf., p.38鈥?3. [doi:10.1109/ASPDAC.2007.357789]
    26. Oyamada, M., Zschornack, F., Wagner, F., 2008. Applying neural networks to performance estimation of embedded software. / J. Syst. Archit., 54(1鈥?):224鈥?40. [doi:10.1016/j.sysarc.2007.06.005] CrossRef
    27. Patel, R., Rajawat, A., 2011. A survey of embedded software profiling methodologies. / Int. J. Embed. Syst. Appl., 1(2):19鈥?0. [doi:10.5121/ijesa.2011.1203]
    28. Piscitelli, R., Pimentel, A.D., 2012. Interleaving methods for hybrid system-level MPSoC design space exploration. Int. Conf. on Embedded Computer Systems, p.7鈥?4. [doi:10.1109/SAMOS.2012.6404152]
    29. Posadas, H., Herrera, F., Sanchez, P., / et al., 2004. Systemlevel performance analysis in SystemC. Proc. Design, Automation and Test in Europe Conf. and Exhibition, 1:378鈥?83. [doi:10.1109/DATE.2004.1268876] CrossRef
    30. Richter, K., Jersak, M., Ernst, R., 2003. A formal approach to MPSoC performance verification. / Computer, 36(4):60鈥?7. [doi:10.1109/MC.2003.1193230] CrossRef
    31. Schnerr, J., Bringmann, O., Viehl, A., / et al., 2008. Highperformance timing simulation of embedded software. Proc. 45th Annual Design Automation Conf., p.290鈥?95. [doi:10.1145/1391469.1391543] CrossRef
    32. Shen, H., Hamayun, M., Petrot, F., 2012. Native simulation of MPSoC using hardware-assisted virtualization. / IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst., 31(7):1074鈥?087. [doi:10.1109/TCAD.2012.2187526] CrossRef
    33. Wandeler, E., Thiele, L., Verhoef, M., / et al., 2006. System architecture evaluation using modular performance analysis: a case study. / Int. J. Softw. Tools Technol. Transfer, 8(6):649鈥?67. [doi:10.1007/s10009-006-0019-5] CrossRef
    34. Wilhelm, R., Engblom, J., Ermedahl, A., / et al., 2008. The worst-case execution-time problem鈥攐verview of methods and survey of tools. / ACMTrans. Embed. Comput. Syst., 7(3):36. [doi:10.1145/1347375.1347389]
    35. Yang, H., Kim, S., Ha, S., 2010. An MILP-based performance analysis technique for non-preemptive multitasking MPSoC. / IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst., 29(10):1600鈥?613. [doi:10.1109/TCAD.2010.2061552] CrossRef
  • 刊物类别：Computer Science
  • 刊物主题：Computer Science, general
  • 出版者：Zhejiang University Press, co-published with Springer
  • ISSN：1869-196X
文摘
Accurate and fast performance estimation is necessary to drive design space exploration and thus support important design decisions. Current techniques are either time consuming or not accurate enough. In this paper, we solve these problems by presenting a hybrid method for multimedia multiprocessor system-on-chip (MPSoC) performance estimation. A general coverage analysis tool GNU gcov is employed to profile the execution statistics during the native simulation. To tackle the complexity and keep the analysis and simulation manageable, the orthogonalization of communication and computation parts is adopted. The estimation result of the computation part is annotated to a transaction accurate model for further analysis, by which a gradual refinement of MPSoC performance estimation is supported. The implementation and its experimental results prove the feasibility and efficiency of the proposed method.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址：北京市海淀区学院路29号 邮编：100083

电话：办公室：(+86 10)66554848；文献借阅、咨询服务、科技查新：66554700