参考文献:1. Schneier, B (1999) Applied cryptography. Wiley, New York 2. Lu, C., & Tseng., S. Y. (2002). Integrated design of AES (advanced encryption standard) encrypter & decrypter. In / Proceedings of the IEEE international conference on application-specific systems, architecture, and processors ( / ASAP鈥?2). IEEE. 3. FIPS (2001). Advanced encryption standard (AES) (FIPS PUB 197). 26 November 2001. 4. Gaj, K., & Chadowiec, P. (2001). Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard using Field Programmable Gate Arrays. In / Proceedings of RSA security conference鈥攃ryptographer鈥檚 track. San Francisco: Springer. 5. J盲rvinen, KU, Tommiska, MT, Skytt盲, JO (2003) A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. ACM Press, New York 6. Kuo, H., & Verbauwhede, I. (20001). Architectural optimization for 1.82 Gbit/sec VLSI implementation of the AES Rijndael algorithm. In / Proceedings CHES 2001 (pp. 77鈥?2). Paris. 7. Lin, T. F., Su, C. P., Huang, C. S., & Wu, C. W. (2002). A high-throughput low cost AES cipher chip. In / Proceeding 2002 / Asia-Pacific conference on ASIC. IEEE. 8. Marioka, S., & Satoh, A. (2002). 10 Gbps full-AES crypto design with a twisted鈥擝DD S-box architecture. In / Proceedings of the 2002 / IEEE international conference on computer design: VLSI in computers & processors (ICCD鈥?2). IEEE. 9. McLoone, M., & McCanny, J. V. (2001). Rijndael FPGA implementation utilizing look-up tables. In / IEEE workshop on signal processing systems 2001 (pp. 349鈥?60). IEEE. 10. Rijmen, V. (2000). Efficient implementation of the Rijndael S-Box. rijndael/" class="a-plus-plus">http://www.esat.kuleuven.ac.be/~rijmen/rijndael/. 11. Rudra, P., Dubey, K., Jutla, C. S., Kumar, V., Rao, J. R., & Rahatgi, P. (2001). Efficient implementation of Rijndael encryption with composite field arithmetic. In / Proceedings of the cryptographic hardware in embedded Systems ( / CHES) (pp. 171鈥?84). 12. Standaert, F. X., Rouvroy, G., Quisquater, J. J., & Legat, J. D. (200.3). A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL. FPGA鈥?3. New York: ACM Press. 13. Ward, R. W., & Molteno, T. C. A. (2003). Efficient hardware calculation of inverses in GF(28). In / Proceedings of ENZCon鈥?3. Hamilton: University of Waikato. 14. Weaver, N. & Wawrzynek, J. (2002). Very high performance, compact AES implementations in Xilinx FPGAs. In U.C. Berkeley BRASS Group. 15. Zhang, X., & Parhi, K. K. (2002). Implementation approaches for the advanced encryption standard algorithm. In / IEEE Circuits & Systems Magazine, Vol. 2 / , Issue 4 ( / Forth Quarter 2002) (pp. 24鈥?6). IEEE. 16. Trichina, E. & Korkishko, L. (2004). Secure and efficient AES software implementation for smart cards. http://eprint.iacr.org/complete/. 17. Hussain, I, Azam, NA, Shah, T (2014) Stego optical encryption based on chaotic S-box transformation. Optics & Laser Technology 61: pp. 50-56 CrossRef 18. Hussain, I, Shah, T, Gondal, MA (2013) Application of S-box and chaotic map for image encryption. Mathematical and Computer Modelling 57: pp. 2576-2579 CrossRef 19. Hussain, I (2013) A novel approach of audio watermarking based on聽S-box transformation. Mathematical and Computer Modelling 57: pp. 963-969 CrossRef 20. Hussain, I, Shah, T, Gondal, MA, Mahmood, H (2013) A novel method for designing nonlinear component for block cipher based on TD-ERCS chaotic sequence. Nonlinear Dynamics 73: pp. 633-637 CrossRef 21. Hussain, I, Shah, T, Gondal, MA, Mahmood, H (2013) A novel image encryption algorithm based on chaotic maps and GF(2^8) exponent transformation. Nonlinear Dynamics 72: pp. 399-406 CrossRef 22. Anees, A, Siddiqui, AM, Ahmed, J, Hussain, I (2014) A technique for digital steganography using chaotic maps. Nonlinear Dynamics 75: pp. 807-816 CrossRef 23. Jamal, SS, Shah, T, Hussain, I (2013) An efficient scheme for digital watermarking using chaotic map. Nonlinear Dynamics 73: pp. 1469-1474 CrossRef 24. Hussain, I, Shah, T, Gondal, A, Mahmood, H (2013) An efficient approach for the construction of LFT S-boxes using chaotic logistic map. Nonlinear Dynamics 71: pp. 133-140 CrossRef 25. Hussain, I, Shah, T, Gondal, MA, Mahmood, H (2013) Efficient method for designing chaotic S-boxes based on generalized Baker鈥檚 map and TDERC chaotic sequence. Nonlinear Dynamics 74: pp. 271-275 CrossRef 26. Hussain, I, Gondal, MA (2014) An extended image encryption using chaotic coupled map and S-box transformation. Nonlinear Dynamics 76: pp. 1355-1363 CrossRef 27. Hussain, I, Shah, T, Gondal, MA (2013) A group theoretic approach to construct cryptographically strong substitution boxes. Neural Computing and Applications 23: pp. 97-104 CrossRef 28. Hussain, I, Shah, T, Mahmood, H (2013) A projective general linear group based algorithm for the construction of substitution box for block ciphers. Neural Computing and Applications 22: pp. 1085-1093 CrossRef 29. Hussain, I, Shah, T (2013) Literature survey on nonlinear components and chaotic nonlinear components of block ciphers. Nonlinear Dynamics 74: pp. 869-904 CrossRef 30. Anees, A, Khan, WA, Gondal, MA, Hussain, Iqtadar (2013) Application of mean of absolute deviation method for the selection of best nonlinear component based on video encryption. Zeitschrift f眉r Naturforschung 68a: pp. 567-572 CrossRef 31. Shah, T, Qamar, A, Hussain, I (2013) Substitution box on maximal cyclic subgroup of units of a galois ring. Zeitschrift f眉r Naturforschung 68a: pp. 479-482 CrossRef 32. Gondal, MA, Anees, A (2013) Analysis of optimized signal processing algorithms for smart antenna systems. Neural Computing and Applications 23: pp. 1083-1087 CrossRef
刊物类别:Engineering
刊物主题:Computer Imaging, Vision, Pattern Recognition and Graphics Signal,Image and Speech Processing
出版者:3D Display Research Center, co-published with Springer