Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs
详细信息 查看全文
- 作者：Shaohua Tang (17)
Bo Lv (17)
Guomin Chen (17)
Zhiniang Peng (17) - 关键词：Multivariate Quadratic (MQ) Public Key Algorithm ; PMI+ Encryption and Decryption ; Hardware Implementation ; FPGA ; Optimized Large Power Operation
- 刊名：Lecture Notes in Computer Science
- 出版年：2014
- 出版时间：2014
- 年：2014
- 卷：8434
- 期：1
- 页码：187-201
- 参考文献：1. Balasubramanian, S., Carter, H., Bogdanov, A., Rupp, A., Ding, J.: Fast Multivariate Signature Generation in Hardware: The Case of Rainbow. In: Application-Specific Systems, Architectures and Processors, pp. 25鈥?0 (July 2008)
2. Bogdanov, A., Eisenbarth, T., Rupp, A., Wolf, C.: Time-Area Optimized Public-Key Engines: MQ-Cryptosystems as Replacement for Elliptic Curves? In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol.聽5154, pp. 45鈥?1. Springer, Heidelberg (2008) CrossRef
3. Czypek, P., Heyse, S., Thomae, E.: Efficient Implementations of MQPKS on Constrained Devices. In: Prouff, E., Schaumont, P. (eds.) CHES 2012. LNCS, vol.聽7428, pp. 374鈥?89. Springer, Heidelberg (2012) CrossRef
4. Ding, J.: A New Variant of the Matsumoto-Imai Cryptosystem through Perturbation. In: Bao, F., Deng, R., Zhou, J. (eds.) PKC 2004. LNCS, vol.聽2947, pp. 305鈥?18. Springer, Heidelberg (2004) CrossRef
5. Ding, J., Gower, J.E.: Inoculating Multivariate Schemes Against Differential Attacks. In: Yung, M., Dodis, Y., Kiayias, A., Malkin, T. (eds.) PKC 2006. LNCS, vol.聽3958, pp. 290鈥?01. Springer, Heidelberg (2006) CrossRef
6. Ding, J., Schmidt, D., Yin, Z.: Cryptanalysis of the New TTS Scheme in CHES 2004. International Journal of Information Security聽5(4), 231鈥?40 (2006)
7. Ding, J., Yang, B.Y.: Multivariate Public Key Cryptography. In: Bernstein, D., Buchmann, J., Dahmen, E. (eds.) Post-Quantum Cryptography, pp. 193鈥?41. Springer, Heidelberg (2009) CrossRef
8. Fan, J., Vercauteren, F., Verbauwhede, I.: Efficient Hardware Implementation of Fp-Arithmetic for Pairing-Friendly Curves. IEEE Transactions on Computers聽61(5), 676鈥?85 (2012) CrossRef
9. Fan, J., Vercauteren, F., Verbauwhede, I.: Faster Fp-arithmetic for Cryptographic Pairings on Barreto-Naehrig Curves. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol.聽5747, pp. 240鈥?53. Springer, Heidelberg (2009) CrossRef
10. Fouque, P.-A., Granboulan, L., Stern, J.: Differential Cryptanalysis for Multivariate Schemes. In: Cramer, R. (ed.) EUROCRYPT 2005. LNCS, vol.聽3494, pp. 341鈥?53. Springer, Heidelberg (2005) CrossRef
11. Ghosh, S., Verbauwhede, I.: BLAKE-512 Based 128-bit CCA2 Secure Timing Attack Resistant McEliece Cryptoprocessor. IEEE Transactions on Computers聽PP(99), 1 (2012)
12. Gro脽sch盲dl, J.: High-Speed RSA Hardware Based on Barrets Modular Reduction Method. In: Ko莽, 脟.K., Paar, C. (eds.) CHES 2000. LNCS, vol.聽1965, pp. 191鈥?03. Springer, Heidelberg (2000) CrossRef
13. Hoffstein, J., Pipher, J., Silverman, J.H.: NTRU: A Ring-Based Public Key Cryptosystem. In: Buhler, J.P. (ed.) ANTS 1998. LNCS, vol.聽1423, pp. 267鈥?88. Springer, Heidelberg (1998) CrossRef
14. Mahdizadeh, H., Masoumi, M.: Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over / GF(2163). IEEE Transactions on Very Large Scale Integration (VLSI) Systems聽21(12), 2330鈥?333 (2013) CrossRef
15. Matsumoto, T., Imai, H.: Public Quadratic Polynomial-Tuples for Efficient Signature-Verification and Message-Encryption. In: G眉nther, C.G. (ed.) EUROCRYPT 1988. LNCS, vol.聽330, pp. 419鈥?53. Springer, Heidelberg (1988) CrossRef
16. McEliece, R.J.: A Public-Key Cryptosystem Based on Algebraic Coding Theory. DSN Progress Report聽42(44), 114鈥?16 (1978)
17. Merkle, R.C.: Secrecy, Authentication, and Public Key Systems. Ph.D. thesis, Stanford University (1979)
18. Miyamoto, A., Homma, N., Aoki, T., Satoh, A.: Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems聽19(7), 1136鈥?146 (2011) CrossRef
19. Rebeiro, C., Roy, S.S., Mukhopadhyay, D.: Pushing the Limits of High-Speed GF(2 / m ) Elliptic Curve Scalar Multiplication on FPGAs. In: Prouff, E., Schaumont, P. (eds.) CHES 2012. LNCS, vol.聽7428, pp. 494鈥?11. Springer, Heidelberg (2012) CrossRef
20. Shih, J.R., Hu, Y., Hsiao, M.C., Chen, M.S., Shen, W.C., Yang, B.Y., Wu, A.Y., Cheng, C.M.: Securing M2M With Post-Quantum Public-Key Cryptography. IEEE Journal on Emerging and Selected Topics in Circuits and Systems聽3(1), 106鈥?16 (2013) CrossRef
21. Shoufan, A., Wink, T., Molter, H., Huss, S., Kohnert, E.: A Novel Cryptoprocessor Architecture for the McEliece Public-Key Cryptosystem. IEEE Transactions on Computers聽59(11), 1533鈥?546 (2010) CrossRef
22. Sutter, G., Deschamps, J., Imana, J.: Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation. IEEE Transactions on Industrial Electronics聽58(7), 3101鈥?109 (2011) CrossRef
23. Sutter, G., Deschamps, J., Imana, J.: Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations. IEEE Transactions on Industrial Electronics聽60(1), 217鈥?25 (2013) CrossRef
24. Tang, S., Yi, H., Ding, J., Chen, H., Chen, G.: High-Speed Hardware Implementation of Rainbow Signature on FPGAs. In: Yang, B.-Y. (ed.) PQCrypto 2011. LNCS, vol.聽7071, pp. 228鈥?43. Springer, Heidelberg (2011) CrossRef
25. Wang, D., Ding, Y., Zhang, J., Hu, J., Tan, H.: Area-Efficient and Ultra-Low-Power Architecture of RSA Processor for RFID. Electronics Letters聽48(19), 1185鈥?187 (2012) CrossRef
26. Chen, Y.: An Implementation of PMI+ on Low-Cost SmartCard. Master鈥檚 thesis, National Taiwan University (2006)
27. Yang, B.-Y., Cheng, C.-M., Chen, B.-R., Chen, J.-M.: Implementing Minimized Multivariate PKC on Low-Resource Embedded Systems. In: Clark, J.A., Paige, R.F., Polack, F.A.C., Brooke, P.J. (eds.) SPC 2006. LNCS, vol.聽3934, pp. 73鈥?8. Springer, Heidelberg (2006) CrossRef - 作者单位：Shaohua Tang (17)
Bo Lv (17)
Guomin Chen (17)
Zhiniang Peng (17)
17. School of Computer Science & Engineering, South China University of Technology, Guangzhou, China - ISSN：1611-3349
文摘
PMI+ is a Multivariate Quadratic (MQ) public key algorithm used for encryption and decryption operations, and belongs to post quantum cryptography. We designs a hardware on FPGAs to efficiently implement PMI+ in this paper. Our main contributions are that, firstly, a hardware architecture of encryption and decryption of PMI+ is developed, and description of corresponding hardware algorithm is proposed; secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel; and thirdly, an optimized implementation for core module, including optimized large power operation, is achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement. It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.6MHz, and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 37.04MHz.