A 4-GS/s 8-bit two-channel time-interleaved folding and interpolating ADC

详细信息    查看全文

• 作者：Fan Jiang (1)
  DanYu Wu (1)
  Lei Zhou (1)
  Jin Wu (1)
  Zhi Jin (1)
  XinYu Liu (1)
  
• 关键词：time ; interleaved ; folding ; interpolating ; analog ; to ; digital converter (ADC) ; track ; and ; hold amplifier
• 刊名：SCIENCE CHINA Information Sciences
• 出版年：2014
• 出版时间：January 2014
• 年：2014
• 卷：57
• 期：1
• 页码：1-6
• 全文大小：754 KB
• 作者单位：Fan Jiang (1)
  DanYu Wu (1)
  Lei Zhou (1)
  Jin Wu (1)
  Zhi Jin (1)
  XinYu Liu (1)
  
  1. Institue of Microelectronics, Chinese Academy of Sciences, Beijing, 100029, China
  
• ISSN：1869-1919

文摘

Ultra high speed and moderate resolution ADCs with low latency are demanded in many applications. A 4-GS/s 8-bit ADC is implemented in the 0.35 μm SiGe BiCMOS technology. It is based on the two-channel time-interleaved architecture and each sub-ADC employs the two-stage cascaded folding and interpolating topology which guarantees the low-latency property. Calibration circuits are introduced to compensate for the mismatch between the two sub-ADCs. The whole chip area is about 4.0 × 4.0 (mm2). The ADC exhibits DNL of 0.26/?.34 LSB and INL of 0.96/?.92 LSB. The ENOB is 7.1 bits and the SFDR is about 56 dB at 10.1 MHz input. The SNDR is above 42 dB over the first and the second Nyquist zone. The SFDR is above 45 dB over the first Nyquist zone and the second Nyquist zone. The ERBW is about 1.4 GHz.