On the analytical modeling of concurrency control algorithms for Software Transactional Memories: The case of Commit-Time-Locking

详细信息	查看全文 | 推荐本文 |

• 作者：Pierangelo Di Sanzo^a ; ^{disanzo@dis.uniroma1.it}  ; [Author Vitae] ; Bruno Ciciani^a ; ^{ciciani@dis.uniroma1.it}  ; [Author Vitae] ; Roberto Palmieri^a ; ^{palmieri@dis.uniroma1.it}  ; [Author Vitae] ; Francesco Quaglia^a ; ^{quaglia@dis.uniroma1.it}  ; [Author Vitae] ; Paolo Romano^b ; ^{romanop@gsd.inesc-id.pt}  ; [Author Vitae]
• 关键词：Software Transactional Memories ; Performance evaluation ; Analytical models ; Concurrency control
• 刊名：Performance Evaluation
• 出版年：2012
• 期刊代码：102_01665316
• 类别：cp
• 出版时间：May, 2012
• 卷：69
• 期：5
• 页码：187-205
• 文件大小：821 K

摘要

We present an analytical performance modeling approach for concurrency control algorithms in the context of Software Transactional Memories (STMs). We consider a realistic execution pattern where each thread alternates the execution of transactional and non-transactional code portions. Our model captures dynamics related to the execution of both (i) transactional read/write memory accesses and (ii) non-transactional operations, even when they occur within transactional contexts. We rely on a detailed approach explicitly capturing key parameters, such as the execution cost of transactional and non-transactional operations, as well as the cost of begin, commit and abort operations. The proposed modeling methodology is general and extensible, lending itself to be easily specialized to capture the behavior of different STM concurrency control algorithms. In this work we specialize it to model the performance of Commit-Time-Locking algorithms, which are currently used by several STM systems. The presented analytical model has been validated against simulation results based on workload profiles derived by tracing applications proper of the STAMP benchmark suite, running on top of the TL2 transactional memory layer.