FPGA-based architecture for hardware compression/decompression of wide format images
| 详细信息 | 推荐本文 | |
- 作者：M. Akil (1) akilm@esiee.fr
L. Perroton (1) perrotol@esiee.fr
T. Grandpierre (1) - 关键词：Lossless large images compression ; Wide format image ; Printing systems ; Hardware ; based compression/decompression ; GZIP ; FPGA
- 刊名：Journal of Real-Time Image Processing
- 出版时间：December 2006
- 出版年：2006
- 期刊代码：51_1861-8219
- 类别：cp
- 卷：1
- 期：2
- 页码：163-170
- 数据来源：sp
摘要
In this article, we present a popular lossless compression/decompression algorithm, GZIP, and the study to implement it on an FPGA-based architecture, the ADM-XRC board from ALPHA DATA parallel system ltd. The algorithm is lossless, and applied to “bi-level” images of large size (A0 format). It ensures a minimum compression rate for the images we are considering. It aims to decrease storage requirements and transfer times, which are critical for wide format printing systems. In a wide format document industry, raster data are most of time processed in an uncompressed format, in order to apply processing (P) before printing (p). An example of a copy chain is composed of scanner, set of processing operations, storage, link and printer. We propose to use a compressed format as the new data-flow representation to improve the performances of the printing system. For example, the compression (C) is applied as soon as the data are produced by the scanner, and decompression (D) is performed at the last stage, before printing. The set of processing is applied to compressed images. The proposed architecture for the compressor is based on a hash table and the decompressor is based on a parallel decoder of the Huffman codes. We implemented the proposed architecture for compression and decompression algorithms on FPGA Xilinx Virtex XCV 400.