DDC系统中最佳样值提取技术的设计与实现
|
摘要
针对数字下变频降速过程中由样值取舍带来的信号失真问题,通过DDC系统架构设计、符号样值提取误差分析以及信号平均功率算法推导的方法,设计了数字滤波、数据缓存、迭代求和、功率比较以及多路开关选择等最佳样值提取电路。星座图的MATLAB数据仿真结果显示矢量幅度误差从原先大约3%降低到0.5%,验证了样值提取技术设计的有效性。
In order to solve the problem of signal distortion caused by sample selection in the process of digital down converter speed reduction,the digital filter,data buffer,iterative summation,power comparison and multi-switch selection circuits are designed by the methods of DDC system architecture design,error analysis of symbol sample extraction and derivation of signal average power algorithm. The results of MATLAB data simulation of constellation map show that the error of vector magnitude decreases from about 3% to 0.5%,which verifies the validity of sample extraction technology.
In order to solve the problem of signal distortion caused by sample selection in the process of digital down converter speed reduction,the digital filter,data buffer,iterative summation,power comparison and multi-switch selection circuits are designed by the methods of DDC system architecture design,error analysis of symbol sample extraction and derivation of signal average power algorithm. The results of MATLAB data simulation of constellation map show that the error of vector magnitude decreases from about 3% to 0.5%,which verifies the validity of sample extraction technology.
引文
[1]刘少强,姜军.基于FPGA的线性调频信号脉冲压缩设计[J].国外电子测量技术,2017,36(4):44-47.
[2]郭黎利,李国彬.OFDM系统频偏估计补偿方案的FPGA设计与实现[J].自动化技术与应用,2017,36(2):26-29.
[3]张红福.软件无线电中数字下变频技术研究[J].中国新通信,2017(4):58-59.
[4]孙海波,徐元哲.基于FPGA可变速率快速位同步的实现[J].电气开关,2018(3):36-41.
[5]黄友文,董洋.一种HEVC标准中IDCT变换的FPGA实现[J].电子技术应用,2017,43(5):38-40.
[6] Vipin K,Fahmy S A. Mapping adaptive hardware systems with partial reconfiguration using coPR for zynq[C]//2015 NASA/ESA Conference on Adaptive Hardware and Systems(AHS).IEEE,2015:1-8.
[7]伍小保,王冰,陶玉龙.基于FPGA多通道多带宽多速率DDC设计[J].雷达科学与技术,2016,14(4):403-410.
[8]彭卫,吴兵,李武建.分数倍内插成形滤波器设计及实现[J].现代电子技术,2016,39(1):62-64.
[9]宋飞.数字下变频系统实现研究[J].西安航空学院学报,2016,34(5):37.
[10]李峰.一种基于宽带信号的抽取滤波器设计[J].舰船电子对抗,2015,38(2):93-96.
[11]聂伟,王天明,邱荣.改进的时钟偏斜误差校正方法的FPGA实现[J].微型机与应用,2016,35(7):83-86.
[12]杨翠娥.CIC抽取滤波器的MATLAB设计及FPGA实现[J].山西电子技术,2017,23(1):46-48.
[13]INGLE V K, PROAKIS J G.Digital signal processing using MATLAB:a problem solving companion[M].USA:Cengage Learning,2016.
[14]宋鹏,田乐.基于FPGA的时间同步精度的设计与实现[J].西安工程大学学报,2014,28(1):89-93.
[15]彭喆,付盛坤.基于FPGA的内嵌滤波算法的高速PCI采集卡设计[J].工业仪表与自动化装置,2017(3):74-77.
[16]牛明.基于脉冲成型的OFDM系统峰均比抑制[J].自动化技术与应用,2016,35(3):42-46.
[17]徐伟升.车载雷达信号接收机的数字下变频研究和实现[J].电子科技,2015(1):24-28.
[2]郭黎利,李国彬.OFDM系统频偏估计补偿方案的FPGA设计与实现[J].自动化技术与应用,2017,36(2):26-29.
[3]张红福.软件无线电中数字下变频技术研究[J].中国新通信,2017(4):58-59.
[4]孙海波,徐元哲.基于FPGA可变速率快速位同步的实现[J].电气开关,2018(3):36-41.
[5]黄友文,董洋.一种HEVC标准中IDCT变换的FPGA实现[J].电子技术应用,2017,43(5):38-40.
[6] Vipin K,Fahmy S A. Mapping adaptive hardware systems with partial reconfiguration using coPR for zynq[C]//2015 NASA/ESA Conference on Adaptive Hardware and Systems(AHS).IEEE,2015:1-8.
[7]伍小保,王冰,陶玉龙.基于FPGA多通道多带宽多速率DDC设计[J].雷达科学与技术,2016,14(4):403-410.
[8]彭卫,吴兵,李武建.分数倍内插成形滤波器设计及实现[J].现代电子技术,2016,39(1):62-64.
[9]宋飞.数字下变频系统实现研究[J].西安航空学院学报,2016,34(5):37.
[10]李峰.一种基于宽带信号的抽取滤波器设计[J].舰船电子对抗,2015,38(2):93-96.
[11]聂伟,王天明,邱荣.改进的时钟偏斜误差校正方法的FPGA实现[J].微型机与应用,2016,35(7):83-86.
[12]杨翠娥.CIC抽取滤波器的MATLAB设计及FPGA实现[J].山西电子技术,2017,23(1):46-48.
[13]INGLE V K, PROAKIS J G.Digital signal processing using MATLAB:a problem solving companion[M].USA:Cengage Learning,2016.
[14]宋鹏,田乐.基于FPGA的时间同步精度的设计与实现[J].西安工程大学学报,2014,28(1):89-93.
[15]彭喆,付盛坤.基于FPGA的内嵌滤波算法的高速PCI采集卡设计[J].工业仪表与自动化装置,2017(3):74-77.
[16]牛明.基于脉冲成型的OFDM系统峰均比抑制[J].自动化技术与应用,2016,35(3):42-46.
[17]徐伟升.车载雷达信号接收机的数字下变频研究和实现[J].电子科技,2015(1):24-28.