应用于UWB系统的低硬件开销128点FFT处理器设计
|
摘要
快速傅里叶变换(Fast Fourier transform,FFT)处理器是数字信号处理领域的核心单元。本文针对超宽带(Ultra wideband,UWB)系统提出了一种低硬件开销的128点FFT处理器设计方案。此方案在算法上采用了混合基-24-23算法,硬件实现上采用了单路延迟负反馈(Single delay feedback,SDF)流水线架构,在处理复数乘法运算上,提出一种新型串接正则有符号数(Canonical signed digit,CSD)常数乘法器替代常用布斯乘法器对旋转因子W1i28的复数乘法运算进行实现,大幅降低了FFT处理器消耗的硬件资源。本文设计基于QUARTUS PRIME平台进行开发,并搭配Cyclone 10 LP系列器件,编译报告显示本文方案对比于其他已存在的方案,具有最低的硬件开销和功耗。
Fast Fourier transform(FFT)is a key block in the field of digital signal processing(DSP). A low hardware-cost 128-point FFT for UWB system is presented in this paper. Mixed radix-24-23 algorithm is adopted, and single-path delay feedback( SDF) architecture is used for hardware implementation. A novel cascade canonical signed digit(CSD) multiplier is proposed for the complex multiplication of Wi128 instead of the common booth multiplier,which can significantly reduce the hardwarecost. Based on QUARTUS PRIME tool with Cyclone 10 LP,the proposed scheme is developed,and the compilation report shows that the proposed scheme has the least hardware-cost and power consumption compared with the existing schemes.
Fast Fourier transform(FFT)is a key block in the field of digital signal processing(DSP). A low hardware-cost 128-point FFT for UWB system is presented in this paper. Mixed radix-24-23 algorithm is adopted, and single-path delay feedback( SDF) architecture is used for hardware implementation. A novel cascade canonical signed digit(CSD) multiplier is proposed for the complex multiplication of Wi128 instead of the common booth multiplier,which can significantly reduce the hardwarecost. Based on QUARTUS PRIME tool with Cyclone 10 LP,the proposed scheme is developed,and the compilation report shows that the proposed scheme has the least hardware-cost and power consumption compared with the existing schemes.
引文
[1]Ganjikunta G K,Sahoo S K.An area-efficient and low-power 64-point pipeline fast Fourier transform for OFDM applications[J].Integration the Vlsi Journal,2017,57:125-131.
[2]He S,Torkelson M.A new approach to pipeline FFT processor[C]//Proceedings of IPPS'96.[S.l.]:IEEE,1996:766-770.
[3]Jung Y,Yoon H,Kim J.New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications[J].IEEE Transactions on Consumer Electronics,2003,49(1):14-20.
[4]Oh J Y,Lim M S.New radix-2 to the 4th power pipeline FFT processor[J].IEICE Transactions on Electronics,2005,88(8):1740-1746.
[5]Yang C H,Yu T H,Markovic D.Power and area minimization of reconfigurable FFT processors:A 3GPP-LTE example[J].IEEE Journal of Solid-State Circuits,2012,47(3):757-768.
[6]Cho T,Lee H.A high-speed low-complexity modified radix-25FFT processor for high rate WPAN applications[J].IEEETransactions on Very Large Scale Integration(VLSI)Systems,2013,21(1):187-191.
[7]Yang K J,Tsai S H,Chuang G C H.MDC FFT/IFFT processor with variable length for MIMO-OFDM systems[J].IEEETransactions on Very Large Scale Integration(VLSI)Systems,2013,21(4):720-731.
[8]Lin Y W,Liu H Y,Lee C Y.A 1-GS/s FFT/IFFT processor for UWB applications[J].IEEE Journal of Solid-State Circuits,2005,40(8):1726-1735.
[9]Yang C H,Yu T H,Markovic D.Power and area minimization of reconfigurable FFT processors:A 3GPP-LTE example[J].IEEE Journal of Solid-State Circuits,2012,47(3):757-768.
[10]Liu H,Lee H.A high performance four-parallel 128/64-point radix-24 FFT/IFFT processor for MIMO-OFDM systems[C]//APCCAS 2008.[S.l.]:IEEE,2009:834-837.
[11]Yu C.A128/512/1024/2048-point pipeline FFT/IFFT architecture for mobile WiMAX[C]//Proc 2nd IEEE Global Conf Consumer Electron.[S.l.]:IEEE,2013:243-244.
[2]He S,Torkelson M.A new approach to pipeline FFT processor[C]//Proceedings of IPPS'96.[S.l.]:IEEE,1996:766-770.
[3]Jung Y,Yoon H,Kim J.New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications[J].IEEE Transactions on Consumer Electronics,2003,49(1):14-20.
[4]Oh J Y,Lim M S.New radix-2 to the 4th power pipeline FFT processor[J].IEICE Transactions on Electronics,2005,88(8):1740-1746.
[5]Yang C H,Yu T H,Markovic D.Power and area minimization of reconfigurable FFT processors:A 3GPP-LTE example[J].IEEE Journal of Solid-State Circuits,2012,47(3):757-768.
[6]Cho T,Lee H.A high-speed low-complexity modified radix-25FFT processor for high rate WPAN applications[J].IEEETransactions on Very Large Scale Integration(VLSI)Systems,2013,21(1):187-191.
[7]Yang K J,Tsai S H,Chuang G C H.MDC FFT/IFFT processor with variable length for MIMO-OFDM systems[J].IEEETransactions on Very Large Scale Integration(VLSI)Systems,2013,21(4):720-731.
[8]Lin Y W,Liu H Y,Lee C Y.A 1-GS/s FFT/IFFT processor for UWB applications[J].IEEE Journal of Solid-State Circuits,2005,40(8):1726-1735.
[9]Yang C H,Yu T H,Markovic D.Power and area minimization of reconfigurable FFT processors:A 3GPP-LTE example[J].IEEE Journal of Solid-State Circuits,2012,47(3):757-768.
[10]Liu H,Lee H.A high performance four-parallel 128/64-point radix-24 FFT/IFFT processor for MIMO-OFDM systems[C]//APCCAS 2008.[S.l.]:IEEE,2009:834-837.
[11]Yu C.A128/512/1024/2048-point pipeline FFT/IFFT architecture for mobile WiMAX[C]//Proc 2nd IEEE Global Conf Consumer Electron.[S.l.]:IEEE,2013:243-244.