55nm双大马士革结构中电镀铜添加剂的研究
详细信息    查看全文 | 推荐本文 |
  • 英文篇名:A Study on the Electroplating Additives in Dual Damascene Structure for 55nm Technology Node
  • 作者:曾绍海 ; 林宏 ; 陈张发 ; 李铭
  • 英文作者:ZENG Shaohai;LIN Hong;CHEN Zhangfa;LI Ming;Shanghai IC R&D Center;
  • 关键词:电镀液 ; 添加剂 ; 双大马士革 ; 55nm技术代 ; 铜互连
  • 英文关键词:electroplating solution;;electrolyteadditive;;Dual Damascene;;55nm technology node;;copper interconnect
  • 中文刊名:FDXB
  • 英文刊名:Journal of Fudan University(Natural Science)
  • 机构:上海集成电路研发中心有限公司;
  • 出版日期:2018-08-15
  • 出版单位:复旦学报(自然科学版)
  • 年:2018
  • 期:v.57
  • 语种:中文;
  • 页:FDXB201804014
  • 页数:6
  • CN:04
  • ISSN:31-1330/N
  • 分类号:108-112+120
摘要
本文研究了电镀铜过程中添加剂对55nm技术代双大马士革结构的影响,为集成电路制造生产线提供有力的数据支持.在12英寸电镀设备上,对不同添加剂配比所电镀的铜膜,分别进行了光片上的基本工艺性能、图形片上的填充性能、55nm技术代的铜互连工艺上的电学性能和可靠性的验证评估.通过对各种性能指标的考核,提出了针对该电镀液及添加剂的改进方案并优化电镀工艺菜单.最终确立其适用于芯片铜互连电镀工艺的工程应用窗口,使该产品满足集成电路制造生产线的要求.
        In this paper,the influence of additives on the performance of Dual Damascene with the 55 nm technology during copper electroplating was studied,which provided strong support for the IC manufacturing.In the 12-inch plating equipment,the copper films electroplated with different additives were respectively subjected to the basic process performance on the blank wafer,the filling performance on the pattern wafer,and the electrical performance and reliability of the copper interconnect technology for 55 nm technology node.Through the assessment of various performance indicators,the improvement scheme for the electroplating solution and additives was proposed and the electroplating process was optimized.Finally,the engineering application window of the electroplating process for chip copper interconnect was confirmed,so that it met the requirements of the IC manufacturing production line.
引文
[1]WONGK K H,KAJAS DEHAVEN P W.Metallization by plating for high-performance multichip modules[J].IBM J Res Dev,1998,42(5):587-596.
    [2]ANDRICACOS P C.Copper on-chip interconnections—A breakthrough in electrodeposition to make better chips[J].Electrochem Soc Interface,1999,8(1):32-37.
    [3]SIMPSON C,SPARKS T,TSUI P,et al.A high performance 1.8V,0.20μm CMOS technology with copper metallization[C]∥International Electron Devices Meeting,IEDM.December 10,1997,Washington,DC:IEEE,1997:769-772.
    [4]EDELSTEIN D,HEIDENRICH J,GOLDBLATT R,et al.Full copper wiring in a sub-0.25/spl mu/m CMOS ULSI technology[C]∥International Electron Devices Meeting,IEDM.December 10,1997,Washington,DC:IEEE,1997:773-776.
    [5]ZIELINSKI E M,RUSSELL S W,LIST R S.Damascene integration of copper and ultra-low-k xerogel for high performance interconnects[C]∥International Electron Devices Meeting,IEDM.December 10,1997,Washington,DC:IEEE,1997:936-938.
    [6]WIESNER H J,FREY W P.Somemechanical-properties of copper electrodeposited from pyrophosphate and sulfate-solutions[J].Plat Surf Finish,1979,66(3):51-56.
    [7]TAN M,HARB J N.Additive behavior during copper electrodeposition in solutions containing Cl-,PEG,and SPS[J].Journal of the Electrochemical Society,2003,150(6):415-20.
    [8]MOHAN S,RAJ V.The effect of additives on the pulsed electrodeposition of copper[J].Transactions of the Imf,2005,83(4):194-198.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700