一种2.5Gb/s CMOS宽动态范围光接收机模拟前端电路
|
摘要
基于55nm CMOS工艺,设计了一种具有宽动态范围的2.5Gb/s光接收机模拟前端电路。作为光接收机的输入级电路,为了获得低噪声和高灵敏度性能,跨阻放大器(TIA)基于三级反相器级联结构,同时采用双自动增益控制(DAGC)电路来扩大输入信号的动态范围。为了提高增益,引入后置放大器,包括电平转换电路和三级差分放大电路,同时利用电容简并的方法来进一步拓展带宽,最后进行缓冲器输出。测试结果表明,在误码率为10-12的情况下,光接收机的输入灵敏度为-26dBm,过载光功率为3dBm,动态范围达到29dBm。光接收机在3.3V供电电压下,电流功耗为36mA,整体芯片面积为1 176μm×985μm。
A 2.5 Gb/s optical receiver analog front-end circuit with wide dynamic range has been developed based on 55 nm standard CMOS technology.As the input stage of the optical receiver,in order to achieve low noise and high sensitivity,the transimpedance amplifier(TIA)based on a three-cascaded inverting topology applies dual automatic gain controls(DAGC)to broaden the input dynamic range.In order to improve the gain,apost amplifier is introduced,which includes a level shifter and a three-stage differential amplifier.At the same time,the method of capacitance degeneration is adopted to further extend the bandwidth,and the final stage is the output buffer.Test results show that the input sensitivity of the optical receiver is-26 dBm,the overload is 3 dBm,and the dynamic range is up to 29 dBm for a bit-error rate of10-12.The whole receiver draws a total current dissipation of 36 mA under 3.3 Vpower supply.And the chip has an area of only 1 176μm×985μm.
A 2.5 Gb/s optical receiver analog front-end circuit with wide dynamic range has been developed based on 55 nm standard CMOS technology.As the input stage of the optical receiver,in order to achieve low noise and high sensitivity,the transimpedance amplifier(TIA)based on a three-cascaded inverting topology applies dual automatic gain controls(DAGC)to broaden the input dynamic range.In order to improve the gain,apost amplifier is introduced,which includes a level shifter and a three-stage differential amplifier.At the same time,the method of capacitance degeneration is adopted to further extend the bandwidth,and the final stage is the output buffer.Test results show that the input sensitivity of the optical receiver is-26 dBm,the overload is 3 dBm,and the dynamic range is up to 29 dBm for a bit-error rate of10-12.The whole receiver draws a total current dissipation of 36 mA under 3.3 Vpower supply.And the chip has an area of only 1 176μm×985μm.
引文
[1]Lunardi L,Chandrasekhar S,Swartz R G,et al.A high speed burst mode optoelectronic integrated circuit photoreceiver using InP/InGaAs HBT's[J].IEEE Photon.Technol.Lett.,2002,6(7):817-818.
[2]Broeke L A D V D,Nieuwkerk A J.Wideband integrated optical receiver with improved dynamic range using a current switch at the input[J].IEEE J.of Solid-State Circuits,1993,28(7):862-864.
[3]Nakagawa J,Nogami M,Suzuki N,et al.10.3-Gb/s burstmode 3Rreceiver incorporating full AGC optical receiver and82.5-GS/s over-sampling CDR for 10G-EPON systems[J].IEEE Photon.Technol.Lett.,2010,22(7):471-473.
[4]Huang S H,Chen W Z.A 25Gb/s 1.13pJ/b-10.8dBm input sensitivity optical receiver in 40nm CMOS[J].IEEE J.of Solid-State Circuits,2017,52(3):747-756.
[5]Low crosstalk simultaneous 16-channel×25Gb/s operation of high density silicon photonics optical transceiver[J].J.of Lightwave Technol.,2018,36(5):1262.
[6]Szilagyi L,Khafaji M,Pliva J,et al.40-Gbit/s 850-nm VCSEL-based full-CMOS optical link with power-data rate adaptivity[J].IEEE Photon.Technol.Lett.,2018,30(7):611-613.
[7]Chen W Z,Lu C H.Design and analysis of a 2.5-Gbps optical receiver analog front-end in a 0.35-/spl mu/m digital CMOStechnology[J].IEEE Trans.on Circuits and SystemsⅠ:Regular Papers,2006,53(5):977-983.
[8]Tang W,Plant D V.A 3.125-Gbit/s parallel optical receiver in0.13-mμm CMOS with direct crosstalk power penalty measurement capability[J].IEEE Trans.on Circuits&SystemsⅡExpress Briefs,2006,53(12):1426-1430.
[9]Chen W Z,Gan R M,Huang S H.A single-chip 2.5-Gb/s CMOS burst-mode optical receiver[J].IEEE Trans.on Circuits and SystemsⅠ:Regular Papers,2009,56(10):2325-2331.
[10]Lee S H,Kim J,Le Q,et al.A single-chip 2.5-Gb/s burstmode optical receiver with wide dynamic range[J].IEEEPhoton.Technol.Lett.,2011,23(2):85-87.
[11]Atef M,Abd-Elrahman D.2.5Gbit/s compact transimpedance amplifier using active inductor in 130nm CMOS technology[C]//IEEE Mixed Design of Integrated Circuits&Systems,2014:103-107.
[12]Gimeno C,Sanchez-Azqueta C,Guerrero E,et al.Singlechip receiver for 1.25Gb/s over 50-m SI-POF[J].IEEEPhoton.Technol.Lett.,2015,27(11):1.
[13]Fahs B,Chowdhury A J,Hella M M.A 12-m 2.5-Gb/s lighting compatible integrated receiver for OOK visible light communication links[J].J.of Lightwave Technol.,2016,34(16):3768-3775.
[14]Altabas J A,Izquierdo D,et al.1.25~2.5Gb/s costeffective transceiver based on directly phase modulated VCSEL for flexible access networks[C]//IEEE Opt.Fiber Commun.Conf.&Exhibition,2017:1-3.
[2]Broeke L A D V D,Nieuwkerk A J.Wideband integrated optical receiver with improved dynamic range using a current switch at the input[J].IEEE J.of Solid-State Circuits,1993,28(7):862-864.
[3]Nakagawa J,Nogami M,Suzuki N,et al.10.3-Gb/s burstmode 3Rreceiver incorporating full AGC optical receiver and82.5-GS/s over-sampling CDR for 10G-EPON systems[J].IEEE Photon.Technol.Lett.,2010,22(7):471-473.
[4]Huang S H,Chen W Z.A 25Gb/s 1.13pJ/b-10.8dBm input sensitivity optical receiver in 40nm CMOS[J].IEEE J.of Solid-State Circuits,2017,52(3):747-756.
[5]Low crosstalk simultaneous 16-channel×25Gb/s operation of high density silicon photonics optical transceiver[J].J.of Lightwave Technol.,2018,36(5):1262.
[6]Szilagyi L,Khafaji M,Pliva J,et al.40-Gbit/s 850-nm VCSEL-based full-CMOS optical link with power-data rate adaptivity[J].IEEE Photon.Technol.Lett.,2018,30(7):611-613.
[7]Chen W Z,Lu C H.Design and analysis of a 2.5-Gbps optical receiver analog front-end in a 0.35-/spl mu/m digital CMOStechnology[J].IEEE Trans.on Circuits and SystemsⅠ:Regular Papers,2006,53(5):977-983.
[8]Tang W,Plant D V.A 3.125-Gbit/s parallel optical receiver in0.13-mμm CMOS with direct crosstalk power penalty measurement capability[J].IEEE Trans.on Circuits&SystemsⅡExpress Briefs,2006,53(12):1426-1430.
[9]Chen W Z,Gan R M,Huang S H.A single-chip 2.5-Gb/s CMOS burst-mode optical receiver[J].IEEE Trans.on Circuits and SystemsⅠ:Regular Papers,2009,56(10):2325-2331.
[10]Lee S H,Kim J,Le Q,et al.A single-chip 2.5-Gb/s burstmode optical receiver with wide dynamic range[J].IEEEPhoton.Technol.Lett.,2011,23(2):85-87.
[11]Atef M,Abd-Elrahman D.2.5Gbit/s compact transimpedance amplifier using active inductor in 130nm CMOS technology[C]//IEEE Mixed Design of Integrated Circuits&Systems,2014:103-107.
[12]Gimeno C,Sanchez-Azqueta C,Guerrero E,et al.Singlechip receiver for 1.25Gb/s over 50-m SI-POF[J].IEEEPhoton.Technol.Lett.,2015,27(11):1.
[13]Fahs B,Chowdhury A J,Hella M M.A 12-m 2.5-Gb/s lighting compatible integrated receiver for OOK visible light communication links[J].J.of Lightwave Technol.,2016,34(16):3768-3775.
[14]Altabas J A,Izquierdo D,et al.1.25~2.5Gb/s costeffective transceiver based on directly phase modulated VCSEL for flexible access networks[C]//IEEE Opt.Fiber Commun.Conf.&Exhibition,2017:1-3.