基于FPGA的卷积神经网络并行加速结构设计
详细信息    查看全文 | 推荐本文 |
  • 英文篇名:Parallel Acceleration Design of Convolutional Neural Network Based on FPGA
  • 作者:刘志成 ; 祝永新 ; 汪辉 ; 田犁 ; 封松林
  • 英文作者:LIU Zhi-cheng;ZHU Yong-xin;WANG Hui;TIAN Li;FENG Song-lin;Shanghai Advanced Research Institute,Chinese Academy of Sciences,CIS Lab;University of Chinese Academy of Sciences;
  • 关键词:卷积神经网络 ; FPGA ; 卷积模块 ; 激活模块 ; 下采样模块
  • 英文关键词:convolutional neural network;;FPGA;;convolution module;;activation module;;down sampling module
  • 中文刊名:WXYJ
  • 英文刊名:Microelectronics & Computer
  • 机构:中国科学院上海高等研究院CMOS图像传感器实验室;中国科学院大学;
  • 出版日期:2018-10-05
  • 出版单位:微电子学与计算机
  • 年:2018
  • 期:v.35;No.413
  • 基金:国家重点研发计划项目(2017YFA0206104);; 上海市科学技术委员会科研计划项目(16511108701);; 张江管委会公共服务平台项目(2016-14)
  • 语种:中文;
  • 页:WXYJ201810016
  • 页数:5
  • CN:10
  • ISSN:61-1123/TN
  • 分类号:86-90
摘要
本文根据卷积神经网络特点,提出了一种基于FPGA的流水线并行加速方案,设计优化了卷积模块电路、激活模块电路以及下采样模块电路,从而构建了卷积神经网络运算的FPGA基本单元.在网络结构和处理数据相同的情况下,50MHz频率的FPGA计算效率为CPU的8倍、GPU的近5倍,而功耗则只占GPU的27.8%.
        Sccording to the characteristics of convolutional neural network,this paper proposes a pipeline parallel acceleration scheme of FPGA.Convolution module circuit,activation module circuit and down-sampling module circuit are designed to construct the FPGA basic unit of convolution neural network operation.With the same network structure and processing data,FPGAs with 50 MHz frequency are 8 xand nearly 5 xcomputational efficiency of the CPU and the GPU,while power consuming only 27.8% of the GPU.
引文
[1] Girshick R,Donahue J,Darrell T,et al.Rich feature hierarchies for accurate object detection and semantic segmentation[C]//proceedings of the 2014IEEE Conference on Computer Vision and Pattern Recognition,Columbus,OH,USA,2014.
    [2] Li H,Li Y,Porikli F.DeepTrack:learning discriminative feature representations by convolutional neural networks for visual tracking[C]//Proceedings British Machine Vision Conference.York,UK,2014.
    [3] Lecun Y,Boser B,Denker J S,et al.Backpropagation Applied to Handwritten Zip Code Recognition[J].Neural Computation,2014,1(4):541-51.
    [4]满凤环,陈秀宏,何佳佳.一种基于模拟退火算法改进的卷积神经网络[J].微电子学与计算机,2017,34(9):58-62.
    [5]朱锡祥,刘凤山,张超,等.基于一维卷积神经网络的车载语音识别研究[J].微电子学与计算机,2017,34(11):21-26.
    [6]李彦冬,郝宗波,雷航.卷积神经网络研究综述[J].计算机应用,2016,36(9):2508-2523.
    [7] Sankaradas M,Jakkula V,Cadambi S,et al.A massively parallel coprocessor for convolutional neural networks[C]//proceedings of the IEEE International Conference on Application-Specific Systems,Architectures and Processors.Milan,Italy,2009.
    [8]李施豪,应三丛.基于FPGA的卷积神经网络浮点激励函数实现[J].微电子学与计算机,2017,34(10):105-109.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700