一种基于Microblaze的用户接口电路设计
|
摘要
针对电路交换和软交换中广泛应用的SLIC接口电路,提出了一种基于Xilinx软核Microblaze为主控CPU的设计方案,给出了系统设计的全过程,包括基于EDK软件环境搭建硬件平台、IP核的制作和加载,以及软件平台的开发。通过SPI接口实现对SLIC芯片的控制,SLIC接口芯片采用SI公司的SI32260,实现完整的BORSCH功能。设计最大限度地利用FPGA的内部资源,释放了大量IO并简化了PCB设计,提高了系统的可靠性。
For the SLIC interface circuit widely used in circuit switch and soft switch, a design scheme based on Xilinx soft core Microblaze used as the main CPU is proposed. The whole process of the system design is given, including the hardware platform based on EDK software environment, the IP core making and loading, and the software platform development. The SLIC chips are controlled by SPI interface. SI32260 of SI Company is used to realize the complete BORSCH function. This design scheme maximizes the use of internal resources of FPGA, releases a large number of IO, simplifies the PCB design, and improves the reliability of the system.
For the SLIC interface circuit widely used in circuit switch and soft switch, a design scheme based on Xilinx soft core Microblaze used as the main CPU is proposed. The whole process of the system design is given, including the hardware platform based on EDK software environment, the IP core making and loading, and the software platform development. The SLIC chips are controlled by SPI interface. SI32260 of SI Company is used to realize the complete BORSCH function. This design scheme maximizes the use of internal resources of FPGA, releases a large number of IO, simplifies the PCB design, and improves the reliability of the system.
引文
[1]杨强浩.基于EDK的FPGA嵌入式系统开发[M].北京:机械工业出版社,2008.
[2]刘晨晖,任勇峰,李辉景,等.基于FPGA的多接口PCM传输系统的设计[J].电子器件,2016,39(2):324-328.
[3]吴志勇,郭元兴,刘雨沁.基于FPGA的波特率连续可调的UART接口设计[J].通信技术,2018(1):252-256.
[4]赵泽才,常青.基于Microblaze的嵌入式系统设计[J].现代电子技术,2006,29(10):56-57.
[5]刘安,禹卫东,马小兵,等.基于FPGA的高速串行数据收发接口设计[J].电子技术应用,2017(6):48-51.
[6]单超,王萍,朱爱民,等.基于Microblaze软核的嵌入式系统设计[J].单片机与嵌入式系统应用,2011,11(3):18-21.
[7]路后兵.Xilinx FPGA的嵌入式系统开发过程[J].单片机与嵌入式系统应,2012,12(11):32-34.
[8]刘雨沁,郭元兴,刘继平.基于FPGA的SDIO通信接口的设计实现[J].通信技术,2017,50(11):2632-2636.
[9]张强,王华,苏宏锋,等.基于Xilinx FPGA的硬件协处理器设计[J].数字技术与应用,2017(4):173-174.
[10]阮芳,冯永新.基于Xilinx Microblaze的嵌入式I/O系统设计与实现[J].电子器件,2008,31(2):626-630.
[2]刘晨晖,任勇峰,李辉景,等.基于FPGA的多接口PCM传输系统的设计[J].电子器件,2016,39(2):324-328.
[3]吴志勇,郭元兴,刘雨沁.基于FPGA的波特率连续可调的UART接口设计[J].通信技术,2018(1):252-256.
[4]赵泽才,常青.基于Microblaze的嵌入式系统设计[J].现代电子技术,2006,29(10):56-57.
[5]刘安,禹卫东,马小兵,等.基于FPGA的高速串行数据收发接口设计[J].电子技术应用,2017(6):48-51.
[6]单超,王萍,朱爱民,等.基于Microblaze软核的嵌入式系统设计[J].单片机与嵌入式系统应用,2011,11(3):18-21.
[7]路后兵.Xilinx FPGA的嵌入式系统开发过程[J].单片机与嵌入式系统应,2012,12(11):32-34.
[8]刘雨沁,郭元兴,刘继平.基于FPGA的SDIO通信接口的设计实现[J].通信技术,2017,50(11):2632-2636.
[9]张强,王华,苏宏锋,等.基于Xilinx FPGA的硬件协处理器设计[J].数字技术与应用,2017(4):173-174.
[10]阮芳,冯永新.基于Xilinx Microblaze的嵌入式I/O系统设计与实现[J].电子器件,2008,31(2):626-630.