数字化等幅报信号设计与实现
|
摘要
该文介绍了等幅报的信号特征,分析了等幅报的设计方法和硬件实现,基于CPCI总线、高性能FPGA、DAC、DDS、PLL等构建的硬件平台,实现了可叠加多种干扰信号的等幅报信号的射频调制发射,可以满足部分场景下对可编辑、可重复、叠加干扰参数可控的等幅报信号的需求,具有一定的应用价值。
This paper introduces the signal characteristics of the CW signal,analyses the design method and hardware implementation of the CW signal.Based on CPCI bus,high-performance FPGA,DAC,DDS,PLL and other platforms,the radio frequency modulation and transmission of the CW signal with multiple interference signals can be realized,which can meet the needs of editable,repeatable and overlapping interference signal parameters controllable in some scenarios.It has certain application value.
This paper introduces the signal characteristics of the CW signal,analyses the design method and hardware implementation of the CW signal.Based on CPCI bus,high-performance FPGA,DAC,DDS,PLL and other platforms,the radio frequency modulation and transmission of the CW signal with multiple interference signals can be realized,which can meet the needs of editable,repeatable and overlapping interference signal parameters controllable in some scenarios.It has certain application value.
引文
[1]王坦.短波通信系统[M].北京:电子工业出版社,2012.
[2]樊昌信,曹丽娜.通信原理[M].第6版.北京:国防工业出版社,2009.
[3]杨小牛,楼才义,徐建良.软件无线电技术与应用[M].北京:北京理工大学出版社,2010.
[4]郝红丽,刘文予.基于DirectX SDK的莫尔斯自动发报系统[J].电子工程师,2005,31(4):29-31,58.
[5]侯者非,王宏志,王云鹏.基于TMS320F28335的莫尔斯报训练器设计[J].计算机测量与控制,2014,22(8):2647-2649.
[6]Semir Palnitkar.Verilog HDL:A Guide to Digital Design and synthesis, Second Edition[M].夏宇闻,胡燕祥,刁岚松,译.北京:国防工业出版社,2004.
[7]何宾.Xlinx FPGA设计权威指南:Vivado集成设计环境[M].北京:清华大学出版社,2014.
[2]樊昌信,曹丽娜.通信原理[M].第6版.北京:国防工业出版社,2009.
[3]杨小牛,楼才义,徐建良.软件无线电技术与应用[M].北京:北京理工大学出版社,2010.
[4]郝红丽,刘文予.基于DirectX SDK的莫尔斯自动发报系统[J].电子工程师,2005,31(4):29-31,58.
[5]侯者非,王宏志,王云鹏.基于TMS320F28335的莫尔斯报训练器设计[J].计算机测量与控制,2014,22(8):2647-2649.
[6]Semir Palnitkar.Verilog HDL:A Guide to Digital Design and synthesis, Second Edition[M].夏宇闻,胡燕祥,刁岚松,译.北京:国防工业出版社,2004.
[7]何宾.Xlinx FPGA设计权威指南:Vivado集成设计环境[M].北京:清华大学出版社,2014.