三维电磁仿真在25 Gbps串行收发通道设计中的应用方法
|
摘要
高速串行收发信道设计问题在5G通信以及数据中心的设计中越来越受到重视。通过25 Gbps串行多通道收发器PCB设计工程实例,从而分析工程实现过程中遇到的过孔设计、阻抗匹配以及通道串扰等信号完整性问题,采用Cadence Sigrity全波三维电磁仿真的方法和链路仿真方法,有针对性地在工程实现的不同阶段为问题的解决提供不同的策略方法,提升了设计与仿真优化的效率,缩短了从设计到量产的时间。
Design of high speed serializer/deserializer( SERDES) channel is becoming more and more important in 5 G commutation and data center. In this paper, an engineering example SERDES channel is used to illustrate the strategy and method to help solve the issues in different stage of design process. By Cadence Sigrity 3 D EM simulator and link simulator, via structure design and op-timization, impedance matching and crosstalk issues are well handled. Consequently, it improves efficiency of design and optimiza-tion and shortens the period from design to production.
Design of high speed serializer/deserializer( SERDES) channel is becoming more and more important in 5 G commutation and data center. In this paper, an engineering example SERDES channel is used to illustrate the strategy and method to help solve the issues in different stage of design process. By Cadence Sigrity 3 D EM simulator and link simulator, via structure design and op-timization, impedance matching and crosstalk issues are well handled. Consequently, it improves efficiency of design and optimiza-tion and shortens the period from design to production.
引文
[1]SATHANUR A V,JANDHYALA V,BRAUNISCH H.A hierarchical simulation flow for return-loss optimization of microprocessor package vertical interconnects[J].IEEE Transactions on Advanced Packaging,2010,33(4):1021-1033.
[2]WU B,TSANG L.Signal integrity analysis of package and printed circuit board with multiple vias in substrate of layered dielectrics[J].IEEE Transactions on Advanced Packaging,2010,33(2):510-516.
[3]Ye Chunfei,Wu Boping.Micro-via structure design for high performance integrated circuits:US,7649265[P].2010-01-19.
[4]HUANG C C,LIN W C.A radio transceiver architecture for coexistence of 4G-LTE and 5G systems used in mobile devices[C].2017 IEEE MTT-S International Microwave Symposium(IMS).IEEE,2017:2056-2058.
[5]DAHLMAN E.5G:wireless access of the future[C].Optical Fiber Communications Conference and Exhibition(OFC),2017.IEEE,2017:1-32.
[6]FLOYD B,SARKAR A,GREENE K,et al.Toward efficient,reconfigurable,and compact beamforming for 5G millimeterwave systems[C].Bipolar/Bi CMOS Circuits and Technology Meeting(BCTM),2017.IEEE,2017:66-73.
[7]JEDEC.JESD204 standard for serial data converters.Revision C[S].
[8]DMITRIEV-ZDOROV V,FILIP C,FERRY C,et al.BERand COM-way of channel compliance evaluation:what are the sources of difference?[M].Design Con,2016.
[9]PABLO A,DMITRIEV-ZDOROV V,et al.JCOM is setting new goals:accuracy,custom device models,IP protection,advance optimization methods[M].Design Con,2018.
[2]WU B,TSANG L.Signal integrity analysis of package and printed circuit board with multiple vias in substrate of layered dielectrics[J].IEEE Transactions on Advanced Packaging,2010,33(2):510-516.
[3]Ye Chunfei,Wu Boping.Micro-via structure design for high performance integrated circuits:US,7649265[P].2010-01-19.
[4]HUANG C C,LIN W C.A radio transceiver architecture for coexistence of 4G-LTE and 5G systems used in mobile devices[C].2017 IEEE MTT-S International Microwave Symposium(IMS).IEEE,2017:2056-2058.
[5]DAHLMAN E.5G:wireless access of the future[C].Optical Fiber Communications Conference and Exhibition(OFC),2017.IEEE,2017:1-32.
[6]FLOYD B,SARKAR A,GREENE K,et al.Toward efficient,reconfigurable,and compact beamforming for 5G millimeterwave systems[C].Bipolar/Bi CMOS Circuits and Technology Meeting(BCTM),2017.IEEE,2017:66-73.
[7]JEDEC.JESD204 standard for serial data converters.Revision C[S].
[8]DMITRIEV-ZDOROV V,FILIP C,FERRY C,et al.BERand COM-way of channel compliance evaluation:what are the sources of difference?[M].Design Con,2016.
[9]PABLO A,DMITRIEV-ZDOROV V,et al.JCOM is setting new goals:accuracy,custom device models,IP protection,advance optimization methods[M].Design Con,2018.