汽车防撞雷达频率源的相位噪声分析
|
摘要
相位噪声是频率源系统衡量其频谱纯度的重要参量。首先,基于锁相环合成频率源的相位噪声模型,分析了各噪声源相位噪声传递函数的特性,得出环路带宽的选取决定着频率源的相位噪声性能。然后,通过公式对频率源方案所选器件组合进行评估。最后,借助ADIsimPLL4.10软件来调整环路滤波器的环路带宽,从而使设计出的环路滤波器满足汽车防撞雷达频率源的要求。最终测试结果表明,该频率源的输出频率在24.125GHz处的相位噪声为-87.1dBc/Hz@1kHz。与其他文献相比,所设计的频率源具备低相位噪声的显著优势。
Phase noise is an important parameter to measure the spectral purity of frequency source system.Firstly,the characteristics of the phase noise transfer functions of noise sources are analyzed based on the phase noise model of phase-locked loop synthetic frequency source.It is concluded that the selection of loop bandwidth determines the phase noise performance of frequency source.Then,the combinations of the selected components of the frequency source scheme are evaluated.Finally,the ADIsimPLL4.10 software is used to adjust the bandwidth of the loop filter so as to make the designed loop filter meet the requirements of the frequency source of automotive collision avoidance radar.The final test results show that output frequency of the frequency source is24.125 GHz,and its phase noise is-87.1dBc/Hz@1kHz.Compared with other frequency sources,this design has the advantage of low phase noise.
Phase noise is an important parameter to measure the spectral purity of frequency source system.Firstly,the characteristics of the phase noise transfer functions of noise sources are analyzed based on the phase noise model of phase-locked loop synthetic frequency source.It is concluded that the selection of loop bandwidth determines the phase noise performance of frequency source.Then,the combinations of the selected components of the frequency source scheme are evaluated.Finally,the ADIsimPLL4.10 software is used to adjust the bandwidth of the loop filter so as to make the designed loop filter meet the requirements of the frequency source of automotive collision avoidance radar.The final test results show that output frequency of the frequency source is24.125 GHz,and its phase noise is-87.1dBc/Hz@1kHz.Compared with other frequency sources,this design has the advantage of low phase noise.
引文
[1]付钱华,易淼.参数灵活配置的通用雷达捷变频源设计[J].雷达科学与技术,2016,14(4):427-432.
[2]WANG Hongyu,WANG Haofei,REN Lixiang,et al.Low Spurious Noise Frequency Synthesis Based on a DDS-Driven Wideband PLL Architecture[J].Journal of Beijing Institute of Technology,2013,22(4):514-518.
[3]CHAE M H,KIM J H,PARK B J,et al.Phase Noise Analysis of 2.4GHz PLL Using SPD[J].Journal of the Korea Institute of Military Science and Technology,2016,19(3):379-386.
[4]ZHOU Guangyao,WA Shunli,LI Ning,et al.A Monolithic K-Band Phase-Locked Loop for Microwave Radar Application[J].Journal of Semiconductors,2017,38(2)[025002]:1-9.
[5]屈八一,宋焕生,周渭,等.一种新型不同频直接鉴相的锁相环[J].西安电子科技大学学报(自然科学版),2014,41(2):172-177.
[6]GOLESTAN S,GUERRERO J M,VASQUEZ J C.A Nonadaptive Window-Based PLL for Single-Phase Applications[J].IEEE Trans on Power Electronics,2018,33(1):24-31.
[7]远坂俊昭.锁相环(PLL)电路设计与应用[M].北京:科学出版社,2006:1-7.
[8]Analog Devices.Direct Modulation/Fast Waveform Generating,13 GHz,Fractional-N Frequency Synthesizer:ADF4159[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/datasheets/ADF4159.pdf.
[9]Analog Devices.HMC533LP4/533LP4E[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/data-sheets/hmc533.pdf.
[10]Analog Devices.Precision Rail-to-Rail Input and Output Operational Amplifiers:OP184/OP284/OP484[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/data-sheets/OP184_284_484.pdf.
[11]徐伟波,陈嘉成,蒋奕蕾,等.K波段防撞雷达收发前端研究与设计[C]∥第十一届中国通信学会学术年会,南昌:中国通信学会,2015:32-36.
[12]汤家俊.24GHz调频连续波雷达前端的研究和设计[D].合肥:安徽大学,2017.
[2]WANG Hongyu,WANG Haofei,REN Lixiang,et al.Low Spurious Noise Frequency Synthesis Based on a DDS-Driven Wideband PLL Architecture[J].Journal of Beijing Institute of Technology,2013,22(4):514-518.
[3]CHAE M H,KIM J H,PARK B J,et al.Phase Noise Analysis of 2.4GHz PLL Using SPD[J].Journal of the Korea Institute of Military Science and Technology,2016,19(3):379-386.
[4]ZHOU Guangyao,WA Shunli,LI Ning,et al.A Monolithic K-Band Phase-Locked Loop for Microwave Radar Application[J].Journal of Semiconductors,2017,38(2)[025002]:1-9.
[5]屈八一,宋焕生,周渭,等.一种新型不同频直接鉴相的锁相环[J].西安电子科技大学学报(自然科学版),2014,41(2):172-177.
[6]GOLESTAN S,GUERRERO J M,VASQUEZ J C.A Nonadaptive Window-Based PLL for Single-Phase Applications[J].IEEE Trans on Power Electronics,2018,33(1):24-31.
[7]远坂俊昭.锁相环(PLL)电路设计与应用[M].北京:科学出版社,2006:1-7.
[8]Analog Devices.Direct Modulation/Fast Waveform Generating,13 GHz,Fractional-N Frequency Synthesizer:ADF4159[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/datasheets/ADF4159.pdf.
[9]Analog Devices.HMC533LP4/533LP4E[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/data-sheets/hmc533.pdf.
[10]Analog Devices.Precision Rail-to-Rail Input and Output Operational Amplifiers:OP184/OP284/OP484[EB/OL].[2017-10-20].http://www.analog.com/media/en/technical-documentation/data-sheets/OP184_284_484.pdf.
[11]徐伟波,陈嘉成,蒋奕蕾,等.K波段防撞雷达收发前端研究与设计[C]∥第十一届中国通信学会学术年会,南昌:中国通信学会,2015:32-36.
[12]汤家俊.24GHz调频连续波雷达前端的研究和设计[D].合肥:安徽大学,2017.