基于多级队列缓存淘汰算法的处理器全数字仿真优化
详细信息    查看全文 | 推荐本文 |
  • 英文篇名:Dynamic Instruction Translation Based Processor Full Digital Simulation optimization
  • 作者:范延芳 ; 韦涌泉 ; 王向晖
  • 英文作者:Fan Yanfang;Wei Yongquan;Wang Xianghui;Beijing Institute of Spacecraft System Engineering;
  • 关键词:动态指令翻译 ; 多级队列缓存淘汰算法 ; 处理器仿真
  • 英文关键词:dynamic instruction translation;;multi queue cache elimination algorithm;;processor emulator
  • 中文刊名:JZCK
  • 英文刊名:Computer Measurement & Control
  • 机构:北京空间飞行器总体设计部;
  • 出版日期:2018-06-25
  • 出版单位:计算机测量与控制
  • 年:2018
  • 期:v.26;No.237
  • 语种:中文;
  • 页:JZCK201806047
  • 页数:4
  • CN:06
  • ISSN:11-4762/TP
  • 分类号:188-191
摘要
通过虚拟目标机实现星载软件的测试是节约卫星开发成本,提高卫星软件测试效率的重要手段;作为星载计算机的核心部件,虚拟处理器的指令集执行速度直接决定虚拟目标机的仿真效率;采用多级队列缓存淘汰策略对QEMU原有的动态指令翻译实现进行优化,提高仿真处理器的执行效率,因此若采用仿真处理系统加载星载嵌入式软件进行测试,可以根据测试需要,在仿真处理器可实现范围内加速运行被测软件,从而实现缩短软件测试周期的目的;选取某星载中心计算机嵌入式应用软件为测试对象,实验表明,采用优化算法后的仿真处理器的运行速度可以达到平均260 MIPS,是QEMU-2.6.1版未优化前实现的仿真处理器处理速度的9.3倍,即,采用仿真处理器能够使被测软件运行在9倍于硬件处理器的运行速度下,大大提升了软件测试效率,缩短了测试周期。
        Flight software testing with virtual target machine may decrease Satellite development costs and increase the product's quality.During the development of flight software,the processor emulator is an essential tool for software development,verification and the core component of the satellite simulator,which can be substituted for the real hardware.A BM3803 processor simulation method based on optimiezed dynamic instruction translation is proposed,in which,multi queue algorithm is applied to optimize cache elimination strategy.Experimental results show that,after the opitimiztion,the processing speed of the optimized process emulator may reach 260 MIPS on average,whichi is 9.6 times of the speed of process emulator provided by QEMU 2.6.1 version.Comparing with the testing speed given by the hardware system,the testing system developed by with the emulator may increase the testing speed by 9 times.
引文
[1]Shoemaker J,Wright M.0rbital express space operations architecture program E[A].International Society for 0ptical Engineering.0rlando:The International Commission for 0Dtics[C].2003,5088:1-9.
    [2]Austin T,Larson E,Enrst D.SimpleSealar:An infrastructure for computer system modeling.IEEE Computer,2002,35(2):59-67.
    [3]Qeemu B F.A fast and portable dynamic translator[A].Proc.USENIX Annual Tech.Conf.[C].FREENIX Track,2005:41-46.
    [4]Choi J W,Nam B G.Development of high performance space processor emulator based on QEMU-open source dynamic Translator[A].Conference on Control,Automation and Systems,2012 12th International Conference[C].2012.
    [5]Cmelik B,Keppel D.Shade:A fast instruction—set simulator for execution profiling[A].Proc of SIGMETRICS Conf on Measurement and Modeling of Computer Systems[C].New York:ACM,1994:128-137.
    [6]Witchel E,Rosenblum M.Embra:Fast and flexible machine simulation[A].Proc of the ACM SIGMETRICS Int.Conf.on Measurement and Modeling of Computer Systems[C].New York:ACM,1996,24(1):68-79.
    [7]北京微电子技术研究所.BM3803MG 32微空间处理器用户手册[Z].北京:北京微电子技术研究所,2010.
    [8]Marques P,Feiteirinha J,Pureza L,et al.cLeonVM:using dynamic translation for developing high-speed space processor emulators[A].Proc.of the 9th International Workshop on Simulation for European Space Programmes(SESP'2006)[C].Noordwijk,The Netherlands,2006.
    [9]张震波,杨鹤标,马振华.基于LRU算法的Web系统缓存机制[J].计算机工程,2006,32(19):68-70.
    [10]黄晨,汪文明,张义超,等.基于国产CPU的并行冗余计算机系统研究[J].计算机测量与控制,2017,25(7):257-259.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700