一种高速ZBT SRAM控制器设计
|
摘要
FPGA已经在雷达领域得到了广泛应用,然而其内部存储容量通常无法达到系统需求,因此必须为FPGA配置外部高速存储器。本设计采用两片高性能ZBT SRAM作为乒乓缓冲区交替工作,最高访问速率可达133MHz,使FPGA片外总存储容量达到32Mbit,满足设计要求。由于ZBT SRAM具有特殊的访问时序,必须使用FPGA的内部数字时钟管理模块DCM对时钟的相位进行精确控制,同时还要使用时序约束高级设计技术调整控制器的输入输出延时特性,使该控制器能够顺利地在FPGA内部信号处理系统和ZBT芯片之间完成高速数据交换。经过上述优化设计,采用VHDL代码编写可综合代码完成布线,目前该控制器已经成功地在某雷达导引头信号处理机中获得应用,验证了其有效性。
FPGA has been widely used in radar domains.However,FPGA internal memory storages are often insufficient for system requirement.Therefore external memory becomes necessary.In this paper,2 high-performance ZBT SRAMs were chosen as Pingpong buffer for FPGA,maximum access frequency attains 133MHz.And the total storages achieve 32Mbits,which is adequate for designed aim.Because of ZBT SRAM's special access timing,FPGA clock management modules have to be adopted to modify clock frequency and phase.Furthermore,to control FPGA I/O pad delay characteristic,advanced timing assignment tools were employed.So that designed ZBT SRAM controller can complete mass data exchanges between ZBT SRAM and FPGA internal module.Whole system was realized via synthesizable VHDL code,and implemented on Xilinx Virtex4 FPGA.Currently this design has been successfully used in certain radar missile signal processor,indicating its validity was verified.
FPGA has been widely used in radar domains.However,FPGA internal memory storages are often insufficient for system requirement.Therefore external memory becomes necessary.In this paper,2 high-performance ZBT SRAMs were chosen as Pingpong buffer for FPGA,maximum access frequency attains 133MHz.And the total storages achieve 32Mbits,which is adequate for designed aim.Because of ZBT SRAM's special access timing,FPGA clock management modules have to be adopted to modify clock frequency and phase.Furthermore,to control FPGA I/O pad delay characteristic,advanced timing assignment tools were employed.So that designed ZBT SRAM controller can complete mass data exchanges between ZBT SRAM and FPGA internal module.Whole system was realized via synthesizable VHDL code,and implemented on Xilinx Virtex4 FPGA.Currently this design has been successfully used in certain radar missile signal processor,indicating its validity was verified.
引文
[1]刘永恩.基于SOPC的软硬件协同设计[J].无线电通信技术,2009(2):20-24.
[2]方超.FPGA在弹上信息处理机中的应用[J].电子产品世界,2009(4):44-46.
[3]Xilinx Corp.Virtex-4 Family Overview[EB/OL].2010.ht-tp://www.xilinx.com/datasheet/Virtex4.htm.
[4]成立,王振宇,高平.DRAM芯片的最新研制进展与发展趋势[J].半导体技术,2004(4):1-4.
[5]陈兴耀,王振华,田金文,等.高速遥感图像压缩系统ZBTSRAM控制器的设计[J].微电子学与计算机,2005,22(3):46-50.
[6]CYPRESS.CY7C1371C ZBT SRAM DATA Sheet[EB/OL].2010.http://www.cypress.com/datasheet/.
[7]王嘉良,赵曙光.用FPGA实现PCI-E接口和DMA控制器设计[J].计算机技术与发展,2011,21(6):18-20.
[8]刘浩淼,卞树檀,朱守保.SDRAM控制器简化设计[J].电子设计工程,2011(19):52-54.
[9]李文星,樊晓桠,安建峰.ARINC659航空总线监控器的设计[J].计算机测量与控制,2012,20(1):91-94.
[10]Datta A,Bhunia S,Choi J,et al.Speed binning aware designmethodology to improve profit under paravariations[C]//IEEE Proc.of Annu.on Design Autom..[s.l.]:[s.n.],2006:712-717.
[11]Agarwal A,Chopra K,Blnauw D,et al.Circuit optimization u-sing statistical timing analysis[C]//IEEE Proc.of Annu.Conf.on Design Autom.(DAC).[s.l.]:[s.n.],2005:321-324.
[12]Lin Y,Hutton M,He L.Placement and timing for FPGAs con-sidering variations[C]//IEEE Proc.Int.Conf.on Field Pro-gram.Logic Appl..[s.l.]:[s.n.],2006:1-7.
[2]方超.FPGA在弹上信息处理机中的应用[J].电子产品世界,2009(4):44-46.
[3]Xilinx Corp.Virtex-4 Family Overview[EB/OL].2010.ht-tp://www.xilinx.com/datasheet/Virtex4.htm.
[4]成立,王振宇,高平.DRAM芯片的最新研制进展与发展趋势[J].半导体技术,2004(4):1-4.
[5]陈兴耀,王振华,田金文,等.高速遥感图像压缩系统ZBTSRAM控制器的设计[J].微电子学与计算机,2005,22(3):46-50.
[6]CYPRESS.CY7C1371C ZBT SRAM DATA Sheet[EB/OL].2010.http://www.cypress.com/datasheet/.
[7]王嘉良,赵曙光.用FPGA实现PCI-E接口和DMA控制器设计[J].计算机技术与发展,2011,21(6):18-20.
[8]刘浩淼,卞树檀,朱守保.SDRAM控制器简化设计[J].电子设计工程,2011(19):52-54.
[9]李文星,樊晓桠,安建峰.ARINC659航空总线监控器的设计[J].计算机测量与控制,2012,20(1):91-94.
[10]Datta A,Bhunia S,Choi J,et al.Speed binning aware designmethodology to improve profit under paravariations[C]//IEEE Proc.of Annu.on Design Autom..[s.l.]:[s.n.],2006:712-717.
[11]Agarwal A,Chopra K,Blnauw D,et al.Circuit optimization u-sing statistical timing analysis[C]//IEEE Proc.of Annu.Conf.on Design Autom.(DAC).[s.l.]:[s.n.],2005:321-324.
[12]Lin Y,Hutton M,He L.Placement and timing for FPGAs con-sidering variations[C]//IEEE Proc.Int.Conf.on Field Pro-gram.Logic Appl..[s.l.]:[s.n.],2006:1-7.