基于可重构计算的高可靠星载计算机体系结构研究
|
摘要
空间技术的发展对于全人类和世界各个国家具有极为重要的意义。它不仅是一个国家综合国力和尖端科技实力的体现,而且对国家的军事、国防和经济有着重要影响。近年来,世界上许多国家都先后启动了大规模的空间技术研究计划,包括火星探测、载人飞行和登月等。星载计算系统是计算机技术在空间环境下的应用,负责完成空间飞行器的控制和数据处理任务。由于空间环境的恶劣条件,从而对星载计算系统在性能、可靠性和成本上提出了巨大的挑战。在高昂的研究与制造费用、有限的硬件资源下,要确保海量数据处理的高可靠性是一项困难又关键的任务。设计一个高速、可靠并且在成本上可接受的星载数据处理系统对于宇宙科学探索及完成预定科学任务具有重大意义。
本文以空间太阳望远镜(SST, Space Solar Telescope)项目为背景,研究支持海量数据处理、具有高可靠性和高性能的星载计算机体系结构,系统故障检测和修复方法及其可靠性理论分析。在研究分析可重构技术发展及其特点的基础上,指出高速、灵活的动态可重构技术能很好地满足星载计算系统在高可靠性和高性能两个方面的要求。提出了一种以LEON 2处理器核为基础的模块化动态可重构体系结构,以增强星载计算系统的数据处理能力,提高系统功能的灵活性。该体系结构以LEON 2处理器为核心,使用动态可重构模块实现海量数据处理,从而充分发挥可重构硬件资源所具有的并行特性,以改善星载计算系统的海量数据处理性能。动态重构模块与LEON 2处理器之间采用通用的总线接口进行通信,与专用接口相比有利于提高系统的灵活性。为了增强动态重构系统的可靠性,提出了一种改进的三模冗余(TMR)结构和基于重构配置数据的错误监测、故障检测和恢复方法,并利用JBits对硬件配置过程和配置数据细节进行封装、简化的特点,完成各种配置数据的操作,实现故障检测和恢复。同时,使用Markov过程理论对该结构和方法的可靠性进行了建模和分析。分析结果表明:在动态重构特性的支撑下,此故障检测和修复方法能显著改善系统的可靠性。研究了基于LEON 2的模块化动态重构系统实现,建立了一个原型系统。以快速傅立叶变换(FFT)为基准测试实例,将动态重构原型系统与80386、ADSP 21020等其它星载计算系统常用数据处理器的性能进行了比较。结果显示:在大量连续数据处理情况下,基于模块化动态可重构系统性能强于其它系统处理性能。最后给出了一个基于JBits/JRoute的故障修复模拟实验,通过借助JRoute的自动布线功能,当芯片上存在布线资源故障时,JRoute可以找到替换的路径,修复故障。
The development of aerospace technology is very important to different nations and human beings in whole. It is a sign of the comprehensive national strength and the research and development capability in advanced science and technology. The aerospace technology has great impacts on military technology, national defence, economy, as well as many other related fields. Recently, many countries have launched various large-scale aerospace exploring projects, such as manned orbit flight, manned moon landing, trip to Mars and so on. OBCS (on-board computing system) is the application of computing technology in outer space environment, and it fulfils the tasks like aerocraft control, communication and on-board data processing. Due to the poor working conditions in outer space, it is a great challenge for OBCS to achieve good performances in speed, reliability and cost simultaneously. The high manufacture cost and limited budget has made it a demanding job to implement a fast and reliable OBCS which is vital to any space exploration mission.
Space Solar Telescope (SST) is a scientific space research project, which will send a solar telescope into outer space to overcome the negative effects of Earth atmosphere. With SST project as the background, the paper aims to solve the key challenges in designing a reliable OBCS with high performance. Such challenges include system architecture, fault diagnostic and recovery methods. By analyzing the development and the characteristics of reconfigurable computing technology, the paper finds out that the dynamic reconfiguration technology can meet the requirements which OBCS imposes on the performance, reliability and cost. A modular architecture based on LEON 2 IP (Intelligence Property) core is proposed, which supports dynamic reconfiguration, and is able to boost system performance and flexibility. In this architecture, a dynamic reconfigurable module is used to process the huge data in order to exploit the advantage of parallelism nature of reconfigurable hardware. The dynamic reconfigurable module communicates with LEON 2 processor IP core via a generic co-processor interface, providing better flexibility than special interfaces. To enhance system reliability, an improved TMR (Triple Module Redundancy) scheme and a methodology to detect and remove faults are also provided. The fault detection and recovery methodology is based on the configuration bitstream (configuration data). To simplify the fault detection and recovery implementation, JBits is employed to deal with the configuration data and hardware reconfiguration operation. Markov process theory is used to model and evaluate the reliability of the system which can be repaired through hardware reconfiguration. The analysis results show that our approach of fault detection and recovery can improve the reliability of system. To facilitate the design and implementation of modular dynamic reconfigurable OBCS, the basic system design process and some implementation techniques are explored. Their feasibility and effectiveness are demonstrated by building a prototype system. By running an FFT benchmark test task, the performance of the reconfigurable prototype system is evaluated and compared with some systems of different architectures such as 80386 and ADSP 21020. The testing results indicate that: the performance of dynamic reconfigurable system is much higher than other competitors in case of processing large amount of data continuously. Simulation results on routes fault recovery using JBits/JRoute are also given, which proves that, JRoute can find a new route to replace the faulty one automatically after a route fault has newly occurred.
本文以空间太阳望远镜(SST, Space Solar Telescope)项目为背景,研究支持海量数据处理、具有高可靠性和高性能的星载计算机体系结构,系统故障检测和修复方法及其可靠性理论分析。在研究分析可重构技术发展及其特点的基础上,指出高速、灵活的动态可重构技术能很好地满足星载计算系统在高可靠性和高性能两个方面的要求。提出了一种以LEON 2处理器核为基础的模块化动态可重构体系结构,以增强星载计算系统的数据处理能力,提高系统功能的灵活性。该体系结构以LEON 2处理器为核心,使用动态可重构模块实现海量数据处理,从而充分发挥可重构硬件资源所具有的并行特性,以改善星载计算系统的海量数据处理性能。动态重构模块与LEON 2处理器之间采用通用的总线接口进行通信,与专用接口相比有利于提高系统的灵活性。为了增强动态重构系统的可靠性,提出了一种改进的三模冗余(TMR)结构和基于重构配置数据的错误监测、故障检测和恢复方法,并利用JBits对硬件配置过程和配置数据细节进行封装、简化的特点,完成各种配置数据的操作,实现故障检测和恢复。同时,使用Markov过程理论对该结构和方法的可靠性进行了建模和分析。分析结果表明:在动态重构特性的支撑下,此故障检测和修复方法能显著改善系统的可靠性。研究了基于LEON 2的模块化动态重构系统实现,建立了一个原型系统。以快速傅立叶变换(FFT)为基准测试实例,将动态重构原型系统与80386、ADSP 21020等其它星载计算系统常用数据处理器的性能进行了比较。结果显示:在大量连续数据处理情况下,基于模块化动态可重构系统性能强于其它系统处理性能。最后给出了一个基于JBits/JRoute的故障修复模拟实验,通过借助JRoute的自动布线功能,当芯片上存在布线资源故障时,JRoute可以找到替换的路径,修复故障。
The development of aerospace technology is very important to different nations and human beings in whole. It is a sign of the comprehensive national strength and the research and development capability in advanced science and technology. The aerospace technology has great impacts on military technology, national defence, economy, as well as many other related fields. Recently, many countries have launched various large-scale aerospace exploring projects, such as manned orbit flight, manned moon landing, trip to Mars and so on. OBCS (on-board computing system) is the application of computing technology in outer space environment, and it fulfils the tasks like aerocraft control, communication and on-board data processing. Due to the poor working conditions in outer space, it is a great challenge for OBCS to achieve good performances in speed, reliability and cost simultaneously. The high manufacture cost and limited budget has made it a demanding job to implement a fast and reliable OBCS which is vital to any space exploration mission.
Space Solar Telescope (SST) is a scientific space research project, which will send a solar telescope into outer space to overcome the negative effects of Earth atmosphere. With SST project as the background, the paper aims to solve the key challenges in designing a reliable OBCS with high performance. Such challenges include system architecture, fault diagnostic and recovery methods. By analyzing the development and the characteristics of reconfigurable computing technology, the paper finds out that the dynamic reconfiguration technology can meet the requirements which OBCS imposes on the performance, reliability and cost. A modular architecture based on LEON 2 IP (Intelligence Property) core is proposed, which supports dynamic reconfiguration, and is able to boost system performance and flexibility. In this architecture, a dynamic reconfigurable module is used to process the huge data in order to exploit the advantage of parallelism nature of reconfigurable hardware. The dynamic reconfigurable module communicates with LEON 2 processor IP core via a generic co-processor interface, providing better flexibility than special interfaces. To enhance system reliability, an improved TMR (Triple Module Redundancy) scheme and a methodology to detect and remove faults are also provided. The fault detection and recovery methodology is based on the configuration bitstream (configuration data). To simplify the fault detection and recovery implementation, JBits is employed to deal with the configuration data and hardware reconfiguration operation. Markov process theory is used to model and evaluate the reliability of the system which can be repaired through hardware reconfiguration. The analysis results show that our approach of fault detection and recovery can improve the reliability of system. To facilitate the design and implementation of modular dynamic reconfigurable OBCS, the basic system design process and some implementation techniques are explored. Their feasibility and effectiveness are demonstrated by building a prototype system. By running an FFT benchmark test task, the performance of the reconfigurable prototype system is evaluated and compared with some systems of different architectures such as 80386 and ADSP 21020. The testing results indicate that: the performance of dynamic reconfigurable system is much higher than other competitors in case of processing large amount of data continuously. Simulation results on routes fault recovery using JBits/JRoute are also given, which proves that, JRoute can find a new route to replace the faulty one automatically after a route fault has newly occurred.
引文
[1] 孟执中, 李卿. 中国气象卫星的进展. 中国航天,2001, 5.
[2] European Space Agency. UK and ESA announce Beagle 2 inquiry - Investigation to learn lessons from Mars Lander. http://www.esa.int/esaCP/Pr_9_2004_p_EN.html, Feb 11, 2004.
[3] Xilinx Inc. Space-based Supercomputer in Design at Los Alamos. http://www.xilinx.com/prs_rls/2006/end_markets/0661lanl.htm, April 26, 2006.
[4] 中国科学院北京天文台. 空间太阳望远镜科学数据处理单元(SDPU)设计方案技术报告. 北京:中国科学院北京天文台, 2005.
[5]杨孟飞, 郭树玲, 孙增圻. 航天器控制应用的星载计算机技术. 航天控制, 23(2), 2005.
[6] K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys, vol. 34, pp. 171-210, 2002.
[7] 李仁发, 周祖德等. 可重构计算的硬件结构. 计算机研究与发展. 2003, 40(3):500-506.
[8] Ebeling, C., Cronquist, D. C., Franklin, P. RaPiD-Reconfigurable pipelined datapath. In Proc. of International Workshop on Field Programmable Logic and Applications, 1996.
[9] Chameleon Systems, Inc. CS2000 Advance Product Specification. Chameleon Systems, Inc., San Jose, CA., 2000.
[10] P. Athanas, H. Silverman, Processor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler. Computer, vol. 26, no. 3, Mar. 1993, pp. 11-18.
[11] J. Hammes, R. Rinker, W. Bohm, W. Najjar. Compiling a High-level Language to Reconfigurable Systems. Compiler and Architecture Support for Embedded Systems (CASES), Washington, DC, Oct. 1999.
[12] B. Draper, W. Bohm, J. Hammes, W. Najjar, R. Beveridge, C. Ross, M. Chawathe, M. Desai, J. Bins.Compiling SA-C Programs to FPGAs: Performance Results. International Conference on Vision Systems, Vancouver, July 7-8, 2001. p. 220-235.
[13] Los Almos National Laboratory. Streams-C: Stream-Oriented C Programming for FPGAs. http://www.streams-c.lanl.gov/
[14] D. Galloway. The Transmogrifier C Hardware Description Language and Compiler for FPGAs. Proc. 3rd IEEE Symp. FPGAs for Custom Computing Machines (FCCM 95), IEEE CS Press, 1995, pp. 136-144.
[15] J. Babb et al. Parallelizing Applications into Silicon. Proc. 7th IEEE Symp. FPGAs for Custom Computing Machines (FCCM 99), IEEE CS Press, 1999, pp. 70-81.
[16] M. Girkar, C. D. Polychronopoulos. Automatic Extraction of Functional Parallelism from Ordinary Programs. IEEE Transactions on Parallel and Distributed Systems, 3(2), 1992, pp.166-178.
[17] Y. Li et al. Hardware-Software Co-Design of Embedded Reconfigurable Architectures. Proc.Design Automation Conf. (DAC 00), ACM Press, 2000, pp. 507-512.
[18] I. Ouaiss et al. An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. Proc. 5th Reconfigurable Architectures Workshop (RAW’98), Lecture Notes in Computer Science, vol. 1388, Springer-Verlag, 1998, pp. 31-36, Mar. 1998.
[19] A. Lynn Abbott, Peter M. Athanas, Luna Chen, Robert L. Elliot. Finding lines and building pyramids with Splash 2. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, p155-163, Apr 1994.
[20] Duncan A. Buell, Jeffrey M. Arnold, Walter J. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996
[21] Michael Rencher, Brad L. Hutchings. Automated target recognition on SPLASH-2. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p192-200, Apr 1997
[22] Jack Jean, Xuejun Liang, Brian Drozd, Karen Tomko. Accelerating an IR automatic target recognition application with FPGAs. Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p290-291, Apr 1999
[23] Alexandre F. Tenca, Milos D. Ercegovac. A variable long-precision arithmetic unit design for reconfigurable coprocessor architectures. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p216-225, Apr 1998.
[24] Paul Graham, Brent Nelson. Frequency-domain sonar processing in FPGAs and DSPs. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 304-305, April 1998.
[25] Emeka Mosanya, Eduardo Sanchez. A FPGA-based hardware implementation of generalized profile search using online arithmetic. Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, p101-111, Feb 1999.
[26] Andy G. Ye, David M. Lewis. Procedural Texture Mapping onFPGAs,.Proceedings of the ACM/SIGDA International Sympisium on FPGA, p112-120, Feb 1999.
[27] P. Zhong, M. Martonosi, P. Ashar. FPGA-based SAT solver architecture with near-zero systhesis and layout overhead. IEEE Proc.of Computers and Digital Techniques, Vol.147, No.3, p135-141, May 2000
[28] Donald MacVicar, Satnam Singh. Accelerating DTP with reconfigurable computing engines. Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, volume 1482 of Lecture Notes in Computer Science, p391-395, Aug 1998.
[29] de Garis H. Evolvable hardware: Genetic programming of a Darwin machine. In Proceedings of Artificial Neural Nets and Genetic Algorithms. Innsbruck, Austria, Springer Verlag, 1993. pp441-449.
[30] A. Stocia, D. Keymeulen, V. Duong, C. Salazar-Lazaro. Automatic synthesis and fault-tolerant experiments on an evolvable hardware paltform. IEEE Aerospace Conference Porceedings, Vol. 5, 2000, pp.465-471.
[31] J. Koza, F. H. Bennett, D. Andre, M. A Keane. Automated WYWIWYG design of both the topology and component values of analog electrical circuits using genetic programming. Proceedings of Genetic Programming Conference, Stanford, CA , pp. 28-31, 1996.
[32] Jason D. Lohn, Silvano P. Colombano. Automated Analog Circuit Synthesis using a linear representation. M. Sipper, D. Mange and A. Perez-Uribe (Eds.) Evolvable Systems: From Biology to Hardware, Springer-Verlag Lecture Notes in Computer Science Berlin 1998, pp. 125-133
[33] A. Thompson. An evolved circuit, intrinsic in silicon, entwined in physics. In Intemational Conference on Evolvable Systems. Springer-Verlag Lecture Notes in Computer Science, 1996, pp. 390-405. [34 E. Sanchez, M. Tomassini (Eds.) Towards Evolvable Hardware. Lecture Notes in Computer Science vol.1062, Springer-Verlag, 1996.
[35] T. Higuchi, M. Iwata, W. Liu (Eds.) Evolvable Systems: From Biology To Hardware. Proc. of the First Intemational Conference, ICES 96, Tsukuba, Japan, Springer-Verlag Lecture Notes in Computer Science, 1997.
[36] M. Sipper, D. Mange, A. Perez-Uribe (Eds.) Evolvable Systems: From Biology To Hardware. Proc. of the Second Intemational Conference, ICES 98, Lausanne, Switzerland, Springer-Verlag Lecture Notes in Computer Science, 1998.
[37] J. R. Koza, F. H. Bennett III, D. Andre M. A. Keane. Genetic Programming III -Darwinian Invention and Problem Solving. Morgan Kaufman, San Francisco, 1999
[38] Zebulum R. et al. Analog Circuits Evolution in Extrinsic and Intrinsic Modes. In Proc. of the Second Intemational Conference, ICES 98, pages 154-165. Springer-Verlag Lecture Notes in Computer Science, 1998.
[39] Stoica A. Toward evolvable hardware chips: Experiments with a programmable transistor array. Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, 1999. MicroNeuro '99. Proceedings of the Seventh International Conference on 7-9 April 1999 Page(s):156 – 162.
[40] 方潜生, 王煦法, 何劲松. 硬件进化的递增式学习研究. 系统仿真学报. 2004, 16(10):2332-2334.
[41] 赵曙光, 杨万海. 基于函数级FPGA 原型的硬件内部进化. 计算机学报. 2002, 25(6):666-669.
[42] 谢方军, 唐常杰, 元昌安等. 基于基因表达式的演化硬件进化和优化算法. 计算机辅助设计与图形学学报. 2005, 17(7):1415-1420.
[43] A.Thompson. Evolving fault tolerant systems. In Proceeding of 1st IEE/IEEE Int. Conf. Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA'95), pp. 524-529, 1995.
[44] Layzell P. Inherent qualities of circuits designed by artificial evolution: a preliminary study of populational fault tolerance. In Proceedings of the First NASMDoD Worshop on Evolvable Hardware, pages 85-86. IEEE Computer Society Press, 1999.
[45] Yao xin, Higuchi T. Promises and Challenges of Evolvable Hardware. IEEE Trans. On Systems, Man, and Cybernetics - Part C: Applications and Reviews, pp.87--97, 1999, 29(1) .
[46] Iwata M , Kajitani I , Yamada H, et al. A Pattern Recognition System Using Evolvable Hardware. In Proc. Int. Conf. Parallel Probl. Solving Nature (PPSN′96) ,1996.
[47] S. Durand, C. Piguet. FPGAs with Self-Repair Capabilities. Proc of ACM Int’l Workshop on FPGAs, pp.1-6, 1994. pp.7.1.1-7.1.4, 1993.
[48] F. Hatori, T. Sakurai, et al. Introducing Redundancy in Field Programmable Gate Arrays. In Proceedings of the IEEE International Conference on Custom Integrated Circuits, pages 7.1.1--7.1.4, 1993.
[49] N. Howard, A. Tyrrell, N. P. Allinson. The Yield Enhancement of Field Programmable Gate Arrays. IEEE Trans. on VLTI System, Vol. 2, pp.115-123, 1994.
[50] F. Hanchek, S. Dutt. Methodologies for tolerating logic and interconnect faults inFPGAs. IEEE Transaction on Computers, pages 15-33, January 1998.
[51] J. Lach, W. Manione-Smith, M. Potkonjak. Efficiently Supporting Fault Tolerance in FPGAs. Proc. ACM Int’I Symp. on FPGAs, 1998.
[52] R. Cuddapah M. Corba. Reconfipurable Lopic for Fault Tolerance, Springer-Verlag, 1995.
[53] John M. Emmert, Charles E. Stroud, Brandon Skaggs, Miron Abramovici. Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration. FCCM 2000: 165-174.
[54] John A Williams, Anwar S Dawood, et al. Reconfigurable onboard processing and real-time remote sensing. Transactions on Information and Systems, 2003, E86-D(5), 819-829.
[55] J Hauser, J Wawrzynek. Garp: A MIPS processor with a reconfiguration coprocessor. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. NAPA: Valley, 1997, 12-21.
[56] 中 国 科 学 院 计 算 技 术 研 究 所 . 电 子 计 算 机 的 诞 生 . http://www.ict.ac.cn/diffusive/channel/detail1002.asp, Aug. 4, 2006.
[57] Siewert S., Pfeffer, Z. An embedded real-time autonomic architecture. Technical, Professional and Student Development Workshop, 2005 IEEE Region 5 and IEEE Denver Section 7-8 April 2005 Page(s):46 – 52.
[58] 蒋洵, 熊剑平, 尤政. 利用FPGA实现模式可变的卫星数据存储器纠错系统.电子技术应用. 2002年第8期.
[59] 杜文志. 航天器FPGA 在系统局部重构容错设计研究. 中国空间科学技术. 2005年5期.
[60] 杨雅, 卫新国, 高洁, 施敏华. 新一代FPGA在星载嵌入式计算机中的应用. 上海航天. 2005. 第2期.
[61] 陈国林, 章立生. 一种基于FPGA的容错嵌入式系统设计. 计算机应用. 2005年, 第25卷第8期,8月.
[62] Xilinx, Inc. Virtex-II Platform FPGA User Guide. Oct 2005.
[63] Xilinx, Inc. JBits software and documentation [EB/OL]. http://www.xilinx.com/labs/downloads/jbits/jbits3.jar, October 23, 2005.
[64] P. Brinkley, Avnet, C. Carmichael. SEU mitigation design techniques for the XQR4000XL. Technical Report XAPP181, Xilinx Inc., March 2000.
[65] J. Wang, R. Katz, J. Sun, B. Cronquist, J. McCollum,T. Speers, W. Plants. SRAM based reprogrammable FPGA for space applications. IEEE Transactions on Nuclear Science,46(6):1728-1735,1999
[66] 胡刚毅. 微电子器件的抗辐射加固和高可靠技术. 微电子学. 2003, 33(3):224:231.
[67] P. Alfke, R. Padovani. Radiation tolerance of high-density FPGAs. In 1st Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference, MAPLD'98, Greenbelt, USA, September 1998.
[68] G. Lum and G. Vandenboom. Single event effects testing of Xilinx FPGAs. Technical report, Xilinx Inc., October 1998.
[69] 闵应骅. 网络容错与安全研究述评. 计算机学报. 2003, 26(9):1035:1041.
[70] 刘啸华.星上容错计算机实验系统的实现和可靠性计算. 硕士论文, 北京科技大学, 2000.
[71] R. C. Minnick. A survey of microcellular research. Journal of the ACM, 14(2):203–241, 1967.
[72] G. H. Chapman, B. Dufort. Using Laser Defect Avoidance to Built Large-Area FPGAs. IEEE Test & Design on computers, pp75-81, October 1998.
[73] A. Doumar, S. Kaneko, H. Ito. Defect and fault tolerance FPGAs by shifting the conguration data. Proceedings of the 1999 International Symposium on Defect and Fault Tolerance in VLSI Systems, November 1999.
[74] M. Abramovici, C. Stroud, S . Wijesuriya, C. Hamilton, V. Verma. Using Roving STARs for On-Line Testing and Diag-nosis of FPGAs in Fault-Tolerant Applications. Pmc. IEEE Intn’l. Test Conf [C]., pp. 973-982, 1999.
[75] Prasanna Sundarajaran. Steven Guccione. Run-Time Defect Tolerance using JBits. ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays (FPGA 2001), Monterey, CA, February 2001, pp 193-198.
[76] Xilinx, Inc. JBits software and documentation [EB/OL]. http://www.xilinx.com/labs/downloads/jbits/jbits3.jar, October 23, 2005.
[77] G. Borriello, C. Ebeling et al. The Triptych FPGA Architecture [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 3(4), pp491-500, 1995.
[78] S. A. Guccione, D. Levi, P. Sundararajan. JBits:A java-based interface for reconfigurable computing. In R. Katz, editor, Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), September 1999.
[79]Xilinx, Inc. Constraints Guide, pp587-602, October, 2005.
[80] 中 国 可 靠 性 资 源 . 失 效 率 和 失 效 率 曲 线 [EB/OL]. http://www.chinarel.com/knowledge/zbsxl.htm. Nov 2006.
[81] 中 国 可 靠 性 资 源 . 可 靠 性 特 征 量 间 的 关 系 [EB/OL]. http://www.chinarel.com/knowledge/tzlguanxi.htm. Sept 2006.
[82] 刘慧,朱明程. 仿生容错系统的可靠性分析. 半导体技术.2003,vol 8,第2期
[83] 顾瑛. 可靠性工程数学. 电子工业出版社(北京). 2004年8月.
[84] Xilinx, Inc. XAPP290: Two Flows for Partial Reconfiguration [EB/OL]. http://www.xilinx.com/bvdocs/appnotes/xapp290.pdf. Jan 9, 2006.
[85] Xilinx, Inc. Modular Design. Developmenmt System Reference Guide, pp77-111. Sep. 2006.
[86] Xilinx Inc. Answer Database - What is the Internal Configuration Access Port (ICAP) [EB/OL]. http://www.xilinx.com/xlnx/xil_ans_display.jsp?iLanguageID=1&iCountryID=1&getPagePath=17721, Oct 2006.
[87] Xilinx Inc. Hierachical Routing Resources. Virtex-II Complete Datasheet, pp.32-33, March 1 2005.
[88] Altera Inc. Stratix II Device Handbook. Aug 2006.
[89] Digilent Inc. Xilinx XUP Virtex II Pro Development System User Manual. Mar 8, 2005.
[90] Mentor Graphics Corp. Modelsim Home Page [EB/OL]. http://www.mentor.com/products/fv/digital_verification/modelsim_se/index.cfm. Sept 2006.
[91] Synplicity Inc. Synplify Pro Home Page [EB/OL]. http://www.synplicity.com/products/synplifypro/index.html. Sept 2006.
[92] Xilinx Inc. Configuration Details [EB/OL]. Virtex II Platform FPGA User Guide, pp 314-342. Mar 23, 2005.
[93] Gaisler Research. LEON 2 VHDL Model User Manual [EB/OL]. http://www.gaisler.com/doc/leon2-1.0.30-xst.pdf. Jul 23, 2005.
[94] 郑纬民, 汤志忠, 汪东升等译, John L.Hennessy, David A.Patterson著. 计算机系统结构——量化研究方法(第三版). 北京:电子工业出版社, 2004, 7.
[2] European Space Agency. UK and ESA announce Beagle 2 inquiry - Investigation to learn lessons from Mars Lander. http://www.esa.int/esaCP/Pr_9_2004_p_EN.html, Feb 11, 2004.
[3] Xilinx Inc. Space-based Supercomputer in Design at Los Alamos. http://www.xilinx.com/prs_rls/2006/end_markets/0661lanl.htm, April 26, 2006.
[4] 中国科学院北京天文台. 空间太阳望远镜科学数据处理单元(SDPU)设计方案技术报告. 北京:中国科学院北京天文台, 2005.
[5]杨孟飞, 郭树玲, 孙增圻. 航天器控制应用的星载计算机技术. 航天控制, 23(2), 2005.
[6] K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys, vol. 34, pp. 171-210, 2002.
[7] 李仁发, 周祖德等. 可重构计算的硬件结构. 计算机研究与发展. 2003, 40(3):500-506.
[8] Ebeling, C., Cronquist, D. C., Franklin, P. RaPiD-Reconfigurable pipelined datapath. In Proc. of International Workshop on Field Programmable Logic and Applications, 1996.
[9] Chameleon Systems, Inc. CS2000 Advance Product Specification. Chameleon Systems, Inc., San Jose, CA., 2000.
[10] P. Athanas, H. Silverman, Processor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler. Computer, vol. 26, no. 3, Mar. 1993, pp. 11-18.
[11] J. Hammes, R. Rinker, W. Bohm, W. Najjar. Compiling a High-level Language to Reconfigurable Systems. Compiler and Architecture Support for Embedded Systems (CASES), Washington, DC, Oct. 1999.
[12] B. Draper, W. Bohm, J. Hammes, W. Najjar, R. Beveridge, C. Ross, M. Chawathe, M. Desai, J. Bins.Compiling SA-C Programs to FPGAs: Performance Results. International Conference on Vision Systems, Vancouver, July 7-8, 2001. p. 220-235.
[13] Los Almos National Laboratory. Streams-C: Stream-Oriented C Programming for FPGAs. http://www.streams-c.lanl.gov/
[14] D. Galloway. The Transmogrifier C Hardware Description Language and Compiler for FPGAs. Proc. 3rd IEEE Symp. FPGAs for Custom Computing Machines (FCCM 95), IEEE CS Press, 1995, pp. 136-144.
[15] J. Babb et al. Parallelizing Applications into Silicon. Proc. 7th IEEE Symp. FPGAs for Custom Computing Machines (FCCM 99), IEEE CS Press, 1999, pp. 70-81.
[16] M. Girkar, C. D. Polychronopoulos. Automatic Extraction of Functional Parallelism from Ordinary Programs. IEEE Transactions on Parallel and Distributed Systems, 3(2), 1992, pp.166-178.
[17] Y. Li et al. Hardware-Software Co-Design of Embedded Reconfigurable Architectures. Proc.Design Automation Conf. (DAC 00), ACM Press, 2000, pp. 507-512.
[18] I. Ouaiss et al. An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. Proc. 5th Reconfigurable Architectures Workshop (RAW’98), Lecture Notes in Computer Science, vol. 1388, Springer-Verlag, 1998, pp. 31-36, Mar. 1998.
[19] A. Lynn Abbott, Peter M. Athanas, Luna Chen, Robert L. Elliot. Finding lines and building pyramids with Splash 2. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, p155-163, Apr 1994.
[20] Duncan A. Buell, Jeffrey M. Arnold, Walter J. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996
[21] Michael Rencher, Brad L. Hutchings. Automated target recognition on SPLASH-2. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p192-200, Apr 1997
[22] Jack Jean, Xuejun Liang, Brian Drozd, Karen Tomko. Accelerating an IR automatic target recognition application with FPGAs. Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p290-291, Apr 1999
[23] Alexandre F. Tenca, Milos D. Ercegovac. A variable long-precision arithmetic unit design for reconfigurable coprocessor architectures. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p216-225, Apr 1998.
[24] Paul Graham, Brent Nelson. Frequency-domain sonar processing in FPGAs and DSPs. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 304-305, April 1998.
[25] Emeka Mosanya, Eduardo Sanchez. A FPGA-based hardware implementation of generalized profile search using online arithmetic. Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, p101-111, Feb 1999.
[26] Andy G. Ye, David M. Lewis. Procedural Texture Mapping onFPGAs,.Proceedings of the ACM/SIGDA International Sympisium on FPGA, p112-120, Feb 1999.
[27] P. Zhong, M. Martonosi, P. Ashar. FPGA-based SAT solver architecture with near-zero systhesis and layout overhead. IEEE Proc.of Computers and Digital Techniques, Vol.147, No.3, p135-141, May 2000
[28] Donald MacVicar, Satnam Singh. Accelerating DTP with reconfigurable computing engines. Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, volume 1482 of Lecture Notes in Computer Science, p391-395, Aug 1998.
[29] de Garis H. Evolvable hardware: Genetic programming of a Darwin machine. In Proceedings of Artificial Neural Nets and Genetic Algorithms. Innsbruck, Austria, Springer Verlag, 1993. pp441-449.
[30] A. Stocia, D. Keymeulen, V. Duong, C. Salazar-Lazaro. Automatic synthesis and fault-tolerant experiments on an evolvable hardware paltform. IEEE Aerospace Conference Porceedings, Vol. 5, 2000, pp.465-471.
[31] J. Koza, F. H. Bennett, D. Andre, M. A Keane. Automated WYWIWYG design of both the topology and component values of analog electrical circuits using genetic programming. Proceedings of Genetic Programming Conference, Stanford, CA , pp. 28-31, 1996.
[32] Jason D. Lohn, Silvano P. Colombano. Automated Analog Circuit Synthesis using a linear representation. M. Sipper, D. Mange and A. Perez-Uribe (Eds.) Evolvable Systems: From Biology to Hardware, Springer-Verlag Lecture Notes in Computer Science Berlin 1998, pp. 125-133
[33] A. Thompson. An evolved circuit, intrinsic in silicon, entwined in physics. In Intemational Conference on Evolvable Systems. Springer-Verlag Lecture Notes in Computer Science, 1996, pp. 390-405. [34 E. Sanchez, M. Tomassini (Eds.) Towards Evolvable Hardware. Lecture Notes in Computer Science vol.1062, Springer-Verlag, 1996.
[35] T. Higuchi, M. Iwata, W. Liu (Eds.) Evolvable Systems: From Biology To Hardware. Proc. of the First Intemational Conference, ICES 96, Tsukuba, Japan, Springer-Verlag Lecture Notes in Computer Science, 1997.
[36] M. Sipper, D. Mange, A. Perez-Uribe (Eds.) Evolvable Systems: From Biology To Hardware. Proc. of the Second Intemational Conference, ICES 98, Lausanne, Switzerland, Springer-Verlag Lecture Notes in Computer Science, 1998.
[37] J. R. Koza, F. H. Bennett III, D. Andre M. A. Keane. Genetic Programming III -Darwinian Invention and Problem Solving. Morgan Kaufman, San Francisco, 1999
[38] Zebulum R. et al. Analog Circuits Evolution in Extrinsic and Intrinsic Modes. In Proc. of the Second Intemational Conference, ICES 98, pages 154-165. Springer-Verlag Lecture Notes in Computer Science, 1998.
[39] Stoica A. Toward evolvable hardware chips: Experiments with a programmable transistor array. Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, 1999. MicroNeuro '99. Proceedings of the Seventh International Conference on 7-9 April 1999 Page(s):156 – 162.
[40] 方潜生, 王煦法, 何劲松. 硬件进化的递增式学习研究. 系统仿真学报. 2004, 16(10):2332-2334.
[41] 赵曙光, 杨万海. 基于函数级FPGA 原型的硬件内部进化. 计算机学报. 2002, 25(6):666-669.
[42] 谢方军, 唐常杰, 元昌安等. 基于基因表达式的演化硬件进化和优化算法. 计算机辅助设计与图形学学报. 2005, 17(7):1415-1420.
[43] A.Thompson. Evolving fault tolerant systems. In Proceeding of 1st IEE/IEEE Int. Conf. Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA'95), pp. 524-529, 1995.
[44] Layzell P. Inherent qualities of circuits designed by artificial evolution: a preliminary study of populational fault tolerance. In Proceedings of the First NASMDoD Worshop on Evolvable Hardware, pages 85-86. IEEE Computer Society Press, 1999.
[45] Yao xin, Higuchi T. Promises and Challenges of Evolvable Hardware. IEEE Trans. On Systems, Man, and Cybernetics - Part C: Applications and Reviews, pp.87--97, 1999, 29(1) .
[46] Iwata M , Kajitani I , Yamada H, et al. A Pattern Recognition System Using Evolvable Hardware. In Proc. Int. Conf. Parallel Probl. Solving Nature (PPSN′96) ,1996.
[47] S. Durand, C. Piguet. FPGAs with Self-Repair Capabilities. Proc of ACM Int’l Workshop on FPGAs, pp.1-6, 1994. pp.7.1.1-7.1.4, 1993.
[48] F. Hatori, T. Sakurai, et al. Introducing Redundancy in Field Programmable Gate Arrays. In Proceedings of the IEEE International Conference on Custom Integrated Circuits, pages 7.1.1--7.1.4, 1993.
[49] N. Howard, A. Tyrrell, N. P. Allinson. The Yield Enhancement of Field Programmable Gate Arrays. IEEE Trans. on VLTI System, Vol. 2, pp.115-123, 1994.
[50] F. Hanchek, S. Dutt. Methodologies for tolerating logic and interconnect faults inFPGAs. IEEE Transaction on Computers, pages 15-33, January 1998.
[51] J. Lach, W. Manione-Smith, M. Potkonjak. Efficiently Supporting Fault Tolerance in FPGAs. Proc. ACM Int’I Symp. on FPGAs, 1998.
[52] R. Cuddapah M. Corba. Reconfipurable Lopic for Fault Tolerance, Springer-Verlag, 1995.
[53] John M. Emmert, Charles E. Stroud, Brandon Skaggs, Miron Abramovici. Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration. FCCM 2000: 165-174.
[54] John A Williams, Anwar S Dawood, et al. Reconfigurable onboard processing and real-time remote sensing. Transactions on Information and Systems, 2003, E86-D(5), 819-829.
[55] J Hauser, J Wawrzynek. Garp: A MIPS processor with a reconfiguration coprocessor. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. NAPA: Valley, 1997, 12-21.
[56] 中 国 科 学 院 计 算 技 术 研 究 所 . 电 子 计 算 机 的 诞 生 . http://www.ict.ac.cn/diffusive/channel/detail1002.asp, Aug. 4, 2006.
[57] Siewert S., Pfeffer, Z. An embedded real-time autonomic architecture. Technical, Professional and Student Development Workshop, 2005 IEEE Region 5 and IEEE Denver Section 7-8 April 2005 Page(s):46 – 52.
[58] 蒋洵, 熊剑平, 尤政. 利用FPGA实现模式可变的卫星数据存储器纠错系统.电子技术应用. 2002年第8期.
[59] 杜文志. 航天器FPGA 在系统局部重构容错设计研究. 中国空间科学技术. 2005年5期.
[60] 杨雅, 卫新国, 高洁, 施敏华. 新一代FPGA在星载嵌入式计算机中的应用. 上海航天. 2005. 第2期.
[61] 陈国林, 章立生. 一种基于FPGA的容错嵌入式系统设计. 计算机应用. 2005年, 第25卷第8期,8月.
[62] Xilinx, Inc. Virtex-II Platform FPGA User Guide. Oct 2005.
[63] Xilinx, Inc. JBits software and documentation [EB/OL]. http://www.xilinx.com/labs/downloads/jbits/jbits3.jar, October 23, 2005.
[64] P. Brinkley, Avnet, C. Carmichael. SEU mitigation design techniques for the XQR4000XL. Technical Report XAPP181, Xilinx Inc., March 2000.
[65] J. Wang, R. Katz, J. Sun, B. Cronquist, J. McCollum,T. Speers, W. Plants. SRAM based reprogrammable FPGA for space applications. IEEE Transactions on Nuclear Science,46(6):1728-1735,1999
[66] 胡刚毅. 微电子器件的抗辐射加固和高可靠技术. 微电子学. 2003, 33(3):224:231.
[67] P. Alfke, R. Padovani. Radiation tolerance of high-density FPGAs. In 1st Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference, MAPLD'98, Greenbelt, USA, September 1998.
[68] G. Lum and G. Vandenboom. Single event effects testing of Xilinx FPGAs. Technical report, Xilinx Inc., October 1998.
[69] 闵应骅. 网络容错与安全研究述评. 计算机学报. 2003, 26(9):1035:1041.
[70] 刘啸华.星上容错计算机实验系统的实现和可靠性计算. 硕士论文, 北京科技大学, 2000.
[71] R. C. Minnick. A survey of microcellular research. Journal of the ACM, 14(2):203–241, 1967.
[72] G. H. Chapman, B. Dufort. Using Laser Defect Avoidance to Built Large-Area FPGAs. IEEE Test & Design on computers, pp75-81, October 1998.
[73] A. Doumar, S. Kaneko, H. Ito. Defect and fault tolerance FPGAs by shifting the conguration data. Proceedings of the 1999 International Symposium on Defect and Fault Tolerance in VLSI Systems, November 1999.
[74] M. Abramovici, C. Stroud, S . Wijesuriya, C. Hamilton, V. Verma. Using Roving STARs for On-Line Testing and Diag-nosis of FPGAs in Fault-Tolerant Applications. Pmc. IEEE Intn’l. Test Conf [C]., pp. 973-982, 1999.
[75] Prasanna Sundarajaran. Steven Guccione. Run-Time Defect Tolerance using JBits. ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays (FPGA 2001), Monterey, CA, February 2001, pp 193-198.
[76] Xilinx, Inc. JBits software and documentation [EB/OL]. http://www.xilinx.com/labs/downloads/jbits/jbits3.jar, October 23, 2005.
[77] G. Borriello, C. Ebeling et al. The Triptych FPGA Architecture [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 3(4), pp491-500, 1995.
[78] S. A. Guccione, D. Levi, P. Sundararajan. JBits:A java-based interface for reconfigurable computing. In R. Katz, editor, Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), September 1999.
[79]Xilinx, Inc. Constraints Guide, pp587-602, October, 2005.
[80] 中 国 可 靠 性 资 源 . 失 效 率 和 失 效 率 曲 线 [EB/OL]. http://www.chinarel.com/knowledge/zbsxl.htm. Nov 2006.
[81] 中 国 可 靠 性 资 源 . 可 靠 性 特 征 量 间 的 关 系 [EB/OL]. http://www.chinarel.com/knowledge/tzlguanxi.htm. Sept 2006.
[82] 刘慧,朱明程. 仿生容错系统的可靠性分析. 半导体技术.2003,vol 8,第2期
[83] 顾瑛. 可靠性工程数学. 电子工业出版社(北京). 2004年8月.
[84] Xilinx, Inc. XAPP290: Two Flows for Partial Reconfiguration [EB/OL]. http://www.xilinx.com/bvdocs/appnotes/xapp290.pdf. Jan 9, 2006.
[85] Xilinx, Inc. Modular Design. Developmenmt System Reference Guide, pp77-111. Sep. 2006.
[86] Xilinx Inc. Answer Database - What is the Internal Configuration Access Port (ICAP) [EB/OL]. http://www.xilinx.com/xlnx/xil_ans_display.jsp?iLanguageID=1&iCountryID=1&getPagePath=17721, Oct 2006.
[87] Xilinx Inc. Hierachical Routing Resources. Virtex-II Complete Datasheet, pp.32-33, March 1 2005.
[88] Altera Inc. Stratix II Device Handbook. Aug 2006.
[89] Digilent Inc. Xilinx XUP Virtex II Pro Development System User Manual. Mar 8, 2005.
[90] Mentor Graphics Corp. Modelsim Home Page [EB/OL]. http://www.mentor.com/products/fv/digital_verification/modelsim_se/index.cfm. Sept 2006.
[91] Synplicity Inc. Synplify Pro Home Page [EB/OL]. http://www.synplicity.com/products/synplifypro/index.html. Sept 2006.
[92] Xilinx Inc. Configuration Details [EB/OL]. Virtex II Platform FPGA User Guide, pp 314-342. Mar 23, 2005.
[93] Gaisler Research. LEON 2 VHDL Model User Manual [EB/OL]. http://www.gaisler.com/doc/leon2-1.0.30-xst.pdf. Jul 23, 2005.
[94] 郑纬民, 汤志忠, 汪东升等译, John L.Hennessy, David A.Patterson著. 计算机系统结构——量化研究方法(第三版). 北京:电子工业出版社, 2004, 7.