一种BiCMOS低压差线性稳压器的研究与设计
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
低压差线性稳压器LDO是一种输入电压大于输出电压的直流线性稳压器,具有输入输出响应快、输出噪声低、外接元件少、使用方便、价格低廉等优点,被广泛应用于汽车电子产品、便携式电子设备、通讯设备、工业和医疗设备领域。近年来随着便携式电子产品的发展,特别是采用电池供电的便携式电子产品的迅速发展,为延长电池使用寿命,有效地降低功耗,提高LDO的电源利用率,这就要求LDO具有尽可能低的压差和尽可能小的静态电流。
     本文在分析LDO设计原理的基础知识上,提出了一种采用BiCMOS结构的低压差线性稳压器,它充分利用了双极型器件速度快和MOS器件功耗低的特性。同时该稳压器具有过温保护和限流保护功能。本文从系统稳定性分析入手,在对误差放大器、带隙基准源的电路以及PMOS调整管进行分析设计后,用0.6μm BiCMOS工艺对除保护电路和使能电路外的系统进行频率特性模拟,Hspice模拟结果表明:在增加两个Miller补偿电容后,系统具有很好的稳定性。加入保护电路和使能电路后对整个系统进行模拟验证,模拟结果表明在输入电压为4.3V,温度为25℃,输出负载电流为150mA时压差为120mV,输出噪声67uVRMS,静态电流只有15.43uA,而待机工作模式静态电流小于0.04uA,体现其具有低功耗、低噪声的优点,且该稳压器具有(3.3+ VDO)V~10V电源电压工作范围。
Low dropout linear regulator, LDO is a DC linear regulator whose input voltage is larger than output voltage. It owns fast input output response, low output noise, fewer external components, convenient usage, and low cost. Therefore it is applied broadly in automobile electronic equipments, portable communications equipments, industrial and medical fields. Recently with the development of portable electronic products, it is necessary to reduce dropout voltage and quiescent current to extend battery life, reduce power consumption, and improve efficiency of the LDO.
     On the base of analysis design principle, we proposed a low dropout regulator using BiCMOS technology which benefits from the speed of bipolar devices and the low power consumption of MOS devices. Additionally this LDO has internal thermal and current limiting protection. Beginning with the system stability. After analyzing and optimizing error amplifier, bandgap reference and the pass element, the designed LDO without protection and enable circuits was simulated on the 0.6μm BiCMOS Process. Hspice results show that it has a good frequency characteristic after added two Miller capacitors. Finally the whole system including protection and enable parts was simulated. The outcomes indicate that under the typical conditions, 4.3V power voltage, 25℃and 150 mA load current, the typical dropout is 120mV, the quiescent current and the output noise are only 15.43uA and 67 uVRMS respectively. And in the standby mode, the quiescent current is less than 0.04uA typically. The regulator has a wide range of power supply from (3.3+ )V to 10V with low power dissipation and low noise. VDO
引文
[1] J. Wong,“A Low-Noise Low Drop-Out Regulator for Portable Equipment, ” Powerconversion and Intelligent Motion,pp.38-43,May 1990.
    [2] R. Gavin and W. Liu,Emerging Technologies, Designing Low Power Digital Systems. Piscataway, NJ, Institute Electrical and Electronics Engineers. 1996.
    [3] M. Ismail and T. Fiez Analog VLSI signal and information processing. New York.
    [4] F. Goodenough, “Fast LDOs and Switchers Provide Sub-5V Power,” Electronic Design, pp. 65-74 September 5,1995.
    [5] A.Matsuzawa, “Low Voltage Mixed Analog/Digigal Circuit Design For Portable Equipment,” 1993 Symposium on VLSI Circuits Design of Technical Papers, pp 49-54,1993.
    [6] E.Nash, “Take Advantage of Fast Rail-to-Rail in Low Voltage Systems,” Electronic Design Analog Application Issue, pp.26-39, June 24, 1996.
    [7] F. Goodenough, “Off-Line and One-Cell IC Converters Up Efficiency,” Electronic Design pp. 55-64 June 27,1994.
    [8] H.Chung and A.Loinovici, “Switched-Capacitor-Based DC-to-DC Converter with Improved Input Current Waveform,” IEEE International Symposium on Circuits and Systems, Vol.1, pp.541-544, May 1996.
    [9] G.Zhu and A.Loinovici, “Switched-Capacitor Power Supplies: DC Voltage Ratio Efficiency, Ripple, Regulation,” IEEE International Symposium on Circuits and Systems, Vol.1, pp.553-556, May 1996.
    [10] F. Goodenough, “Power Supply Rails Plummet and Proliferate” Electronic Design pp. 51-55 July 24,1995.
    [11] B.D.Moor, “Circuit Trade-Offs Minimize Noise in Battery-Input Power Supplies,” EDN,pp.107-112,January 18,1996.
    [12] 赖凡,低压差电压调节器技术发展动态,微电子学,2004 年 8 月第 4 期,pp.411-417.
    [13] F. Goodenough,“Low Voltage Linear Regulator”Electronic Design,pp.65-77,May 13,1996.
    [14] M.Sauerwald,”Keeping Analog Signals Pure In A Hostle Digital World,” Electronic DesignAnalog Application Issue,pp.57-64,June 24,1994.
    [15] Gabriel A.Rincon-Mora. “Active Capacitor Multiplier in Miller-Compensated Circuits,” IEEE Transactions on Solid-State Circuits,vol.35,NO.1 pp.26-32,January 2000.
    [16] Huggins, High power supply ripple rejection internally compensated low drop-out voltage regulator using PMOS pass device, United States Patent 6304131.
    [17] Behzad Razavy 著,陈贵灿 等译,《模拟 CMOS 集成电路设计》,西安交通大学出版社.
    [18] R. a. Blauschild et al. “A New NMOS Temprature-Stable Voltage Reference.” IEEE J. of Solid-State Circuits, vol.13,pp.767-7745,Dec. 1978.
    [19] Y. P. Tsividis and R. W. Ulmer. “A CMOS Voltage Reference.” IEEE J. of Solid-State Circuits, vol.13, pp.774-778,Dec. 1978.
    [20] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits(4th Edition), New York: John Wiley & Sons, 2001.
    [21] A. P. Brokaw, “A Simple Three-Terminal IC Bandgap Reference,” IEEE J. Solid-State Circuits, vol. SC-9, no.6, pp.388-393, Dec. 1974.
    [22] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, Second Edition.
    [23] M.Filanovsky and H.Baltes, “CMOS Schmitt Trigger Design,” IEEE Transaction Circuit and System-1: Fundamental Theory and Applications.Vol.41.NO.1,pp.46-49,Januaary 1994.
    [24] Bang S.Lee, “Technical Revview of Low Dropout Voltage Regulator Operation and Performance, ”Texas Instruments Application Report, pp.7~9.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700